| поискавой системы для электроныых деталей |
|
4513 датащи(PDF) 36 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
4513 датащи(HTML) 36 Page - Renesas Technology Corp |
|
36 / 97 page ![]() 35 4513/4514 Group SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER MITSUBISHI MICROCOMPUTERS Fig. 23 Serial I/O register state when transferring (1) Serial I/O register SI Serial I/O register SI is the 8-bit data transfer serial/parallel conver- sion register. Data can be set to register SI through registers A and B with the TSIAB instruction. The contents of register A is transmit- ted to the low-order 4 bits of register SI, and the contents of register B is transmitted to the high-order 4 bits of register SI. During transmission, each bit data is transmitted LSB first from the lowermost bit (bit 0) of register SI, and during reception, each bit data is received LSB first to register SI starting from the topmost bit (bit 7). When register SI is used as a work register without using serial I/O, pull up the SCK pin or set the pin function to an input port P20. (2) Serial I/O transmission/reception completion flag (SIOF) Serial I/O transmission/reception completion flag (SIOF) is set to “1” when serial data transmission or reception completes. The state of SIOF flag can be examined with the skip instruction (SNZSI). Use the interrupt control register V2 to select the inter- rupt or the skip instruction. The SIOF flag is cleared to “0” when the interrupt occurs or when the next instruction is skipped with the skip instruction. When transmitting (D7–D0 : transfer data) When receiving D7 D6 D5 D4 D3 D2 D1 D0 SIN pin SOUT pin ∗ SOUT pin SIN pin Serial I/O register (SI) Serial I/O register (SI) D7 D6 D5 D4 D3 D2 D1 D0 D1 D0 Transfer data to be set Transfer started Transfer completed ∗ ∗∗∗∗∗ ∗ ∗∗ ∗∗∗∗∗ ∗ D0 ∗ ∗∗∗∗∗ ∗ ∗∗∗∗∗ ∗ ∗∗∗∗ ∗∗∗∗ D7 D6 D5 D4 D3 D2 ∗∗ D7 D6 D5 D4 D3 D2 D1 ∗ D7 D6 D5 D4 D3 D2 D1 D0 (3) Serial I/O start instruction (SST) When the SST instruction is executed, the SIOF flag is cleared to “0” and then serial I/O transmission/reception is started. (4) Serial I/O mode register J1 Register J1 controls the synchronous clock, P20/SCK, P21/SOUT and P22/SIN pin function. Set the contents of this register through register A with the TJ1A instruction. The TAJ1 instruction can be used to transfer the contents of register J1 to register A. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |