M38039G8HKP datasheet(51/92 Pages) RENESAS

51 / 92 page

Rev.1.10

Nov 14, 2005

Page 51 of 91

REJ03B0166-0110

3803 Group (Spec.H QzROM version)

PRELIMINARY

Notice: This is not a final specification.

Some parametric limits are subject to change.

(2) Asynchronous Serial I/O (UART) Mode

Clock asynchronous serial I/O mode (UART) can be selected by

clearing the serial I/O3 mode selection bit (b6) of the serial I/O3

control register to “0”.

Eight serial data transfer formats can be selected, and the transfer

formats used by a transmitter and receiver must be identical.

The transmit and receive shift registers each have a buffer, but

the two buffers have the same address in a memory. Since the

shift register cannot be written to or read from directly, transmit

data is written to the transmit buffer register, and receive data is

read from the receive buffer register.

The transmit buffer register can also hold the next data to be

transmitted, and the receive buffer register can hold a character

while the next character is being received.

Fig 42. Block diagram of UART serial I/O3

Fig 43. Operation of UART serial I/O3

f(XIN)

1/4

PE FE

1/16

Data bus

Receive buffer register 3

Address 003016

Receive shift register 3

Receive buffer full flag (RBF)

Receive interrupt request (RI)

Baud rate generator 3

Frequency division ratio 1/(n+1)

Address 002F16

ST/SP/PA generator

Transmit buffer register 3

Transmit shift register 3

Address 003016

Transmit shift

completion flag (TSC)

Transmit buffer empty flag (TBE)

Transmit interrupt request (TI)

Address 003116

ST detector

SP detector

UART3 control register

Address 003316

Character length selection bit

Address 003216

BRG count source selection bit

Transmit interrupt source selection bit

Serial I/O3 synchronous clock selection bit

Clock control circuit

Character length selection bit

7 bits

8 bits

Serial I/O3 status register

Serial I/O3 control register

P36/SCLK3

P34/RXD3

P35/TXD3

(f(XCIN) in low-speed mode)

TSC=0

TBE=1

RBF=0

TBE=0

RBF=1

TBE=1

TSC=1*

Transmit or

receive clock

Transmit buffer

write signal

Serial output

TXD3

Receive buffer

read signal

Serial input

RXD3

* Generated at 2nd bit in 2-stop-bit mode

1 start bit

7 or 8 data bit

1 or 0 parity bit

1 or 2 stop bit (s)

Notes 1: Error flag detection occurs at the same time that the RBF flag becomes “1” (at 1st stop bit, during reception).

2: As the transmit interrupt (TI), when either the TBE or TSC flag becomes “1”, can be selected to occur depending on the setting of the transmit interrupt source

selection bit (TIC) of the serial I/O3 control register.

3: The receive interrupt (RI) is set when the RBF flag becomes “1”.

4: After data is written to the transmit buffer when TSC=1, 0.5 to 1.5 cycles of the data shift cycle are necessary until changing to TSC=0.

M38039G8HKP датащи(PDF) 51 Page - Renesas Technology Corp

M38039G8HKP датащи(HTML) 51 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

датащи скачать

ссылки URL