поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PM6681ATR датащи(PDF) 28 Page - STMicroelectronics

номер детали PM6681ATR
подробное описание детали  Dual synchronous step-down controller with adjustable LDO
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PM6681ATR датащи(HTML) 28 Page - STMicroelectronics

Back Button PM6681ATR Datasheet HTML 24Page - STMicroelectronics PM6681ATR Datasheet HTML 25Page - STMicroelectronics PM6681ATR Datasheet HTML 26Page - STMicroelectronics PM6681ATR Datasheet HTML 27Page - STMicroelectronics PM6681ATR Datasheet HTML 28Page - STMicroelectronics PM6681ATR Datasheet HTML 29Page - STMicroelectronics PM6681ATR Datasheet HTML 30Page - STMicroelectronics PM6681ATR Datasheet HTML 31Page - STMicroelectronics PM6681ATR Datasheet HTML 32Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 47 page
background image
Device description
PM6681A
28/47
7.10
Power up sequencing and operative modes
Let
’s consider SHDN, EN1 and EN2 low at the beginning. The battery voltage is applied as
input voltage. The device is in shutdown mode.
When the SHDN pin voltage is above the shutdown device on threshold (1.5 V typ.), the
controller begins the power-up sequence. All the latched faults are cleared. LDO5
undervoltage control is blanked for 4 ms and the internal regulator LDO5 turns on. If the
LDO5 output is above the UVLO threshold after this time, the device enters in standby mode
and the adjustable internal linear regulator LDO is turned on.
The switching outputs are kept to ground by turning on the low side MOSFETs. When EN1
and EN2 pins are forced high the switching sections begin their soft-start sequence.
Table 9.
Operative modes
Mode
Conditions
Description
Run
SHDN is high,
EN1/EN2 pins are high
Switching regulators are enabled; internal linear
regulators outputs are enabled.
Standby
Both EN1/EN2 pins are low
and SHDN pin is high
Internal linear regulators active (LDO5 is always on). In
Standby mode LGATE1/LGATE2 pins are forced high
while HGATE1/HGATE2 pins are forced low.
Shutdown
SHDN is low
All circuits off.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com