ST92163 datasheet(141/224 Pages) STMICROELECTRONICS

141 / 224 page

141/224

ST92163 - USB PERIPHERAL (USB)

USB INTERFACE (Cont’d)

Interrupt sources are classified according to the

following table

CONTROL REGISTER (USBCTLR)

R252 - Read/Write

Reset Value: 0001 0101 (15h)

Bit 7 = Reserved. This bit is fixed by hardware at 0.

Bit 6 = TIM_SUSP:

Timed Suspend.

Set by software when the SUSP interrupt is re-

ceived to enter “timed-suspend” state.

0: Timed suspend inactive

1: Timed suspend active. The USB interface oper-

ates as in suspend mode but clocks and static

power dissipation in the analog transceiver are

not stopped.

Bit 5 = Reserved.

Bit 4 = SDNAV:

Single/Multiple Vector Selection.

This bit is set by software to select the single or

multiple interrupt vector mode .

0: Multiple interrupt vector mode

1: Single interrupt vector mode

See USBIVR register description for detailed infor-

mation.

Bit 3 = RESUME:

Resume request.

Set by software to send a Resume signal to the

host.

0: Resume signal not forced on USB data lines.

1: Resume signal forced on USB data lines.

Bit 2 = PDWN:

Power Down.

Set by software to turn off the 3.3V on-chip voltage

regulator that supplies the external pull-up resistor

and the transceiver.

Note: As a consequence the voltage on both USB

root port signal lines will drift to 0V because of the

pull-down resistors in the upstream USB host or

hub, generating a disconnect indication. At least 2

µs are required until the 3.3V supply falls within

specifications after this bit is cleared, depending

on the value of the external bypass capacitor.

Bit 1 = LP_SUSP:

Low-power suspend.

Set by software to put the USB interface in “low-

power suspend” state. This condition should be

entered

while

“timed

suspend”

state

(TIM_SUSP=1).

0: Low-power suspend inactive

1: Low-power suspend active

Bit 0 = FRES:

Force USB Reset.

Set by software to force a reset of the USB inter-

face, just like a RESET signal on the USB. The

USB interface is held in RESET state until soft-

ware clears this bit, and a “USB-RESET” interrupt

is generated, if enabled.

0: Reset not forced

1: USB interface reset forced

TIM_

SUSP

SDNAV

RESUME

PDWN

LP_

SUSP

FRES

ST92163 датащи(PDF) 141 Page - STMicroelectronics

ST92163 датащи(HTML) 141 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL