ST92163 datasheet(140/224 Pages) STMICROELECTRONICS

140 / 224 page

140/224

ST92163 - USB PERIPHERAL (USB)

USB INTERFACE (Cont’d)

Bit 4 = ESUSP:

End Suspend mode.

0: No activity detected during Suspend mode

1: USB activity is detected that wakes up the USB

interface during suspend mode.

Note: This event asynchronously clears the

LP_SUSP bit in the USBCTLR register and acti-

vates the WKUP15 internal wake-up line to notify

the

WUIMU

(if

STOP_CK_EN=1

the

DEVCONF1 register)

Bit 3 = SUSP

Suspend mode request.

0: No Suspend mode request

1: No USB traffic has been received for 3 ms.

Note: The suspend condition check is enabled im-

mediately after any USB reset and is disabled by

hardware

when

suspend

mode

active

(LP_SUSP = 1) until the end of resume sequence.

Bit 2 = RESET:

USB Reset request.

0: No USB Reset received.

1: USB Reset received.

Note: Device address and endpoint registers are

reset by an USB reset.

Bit 1 = SOF:

Start Of Frame.

0: No SOF packet received.

1: SOF packet received.

Bit 0 = ESOF:

Expected Start Of Frame.

0: No SOF packet missed

1: SOF packet is expected but not received.

INTERRUPT MASK REGISTER (USBIMR)

R250 - Read/Write

Reset Value: 0000 0000 (00h)

This register contains mask bits for all interrupt

condition bits included in the USBISTR register.

Whenever one of the USBIMR bits is 1, if the cor-

responding USBISTR bit is 1, an interrupt request

is generated. For an explanation of each bit, refer

to the USBISTR register description.

INTERRUPT PRIORITY REGISTER (USBIPR)

R251- Read/Write

Reset Value: 0xxx 0xxx (xxh)

Bit 7 = IEE:

Isochronous Endpoint Enable.

Set by software to enable Isochronous Endpoints.

This also enables CTR interrupts related to iso-

chronous endpoints and DMA overrun interrupts.

0: Isochronous endpoints disabled

1: Isochronous endpoints enabled

Bits 6:4 = PIECE[2:0]:

Priority level on Iso-

chronous Endpoint and DMA Over/Underrun.

Set by software to define the priority level of the is-

ochronous endpoint CTR events (0 is the highest

priority).

Bit 3 = NIEE:

Non-Isochronous Endpoint Enable.

Set by software to enable Non-Isochronous End-

points. This also enables CTR interrupts related to

non-isochronous (bulk, control, interrupt) end-

points.

0: Non-Isochronous endpoints disabled

1: Non-Isochronous endpoints enabled

Bits 2:0 = PNIEN[2:0]:

Priority level of Non Iso-

chronous Endpoints and Notification.

Set by software to define the priority level of non-

isochronous endpoint (bulk, control, interrupt)

CTR events. 0 is the highest priority.

DOVR

ERR

ESUSP

SUSP

RESET

SOF

ESOF

IEE

PIECE

NIEE

PNIEN

ST92163 датащи(PDF) 140 Page - STMicroelectronics

ST92163 датащи(HTML) 140 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL