поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

WM8580 датащи(PDF) 48 Page - Wolfson Microelectronics plc

номер детали WM8580
подробное описание детали  Multichannel CODEC with S/PDIF Transceiver
PDF  103 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WOLFSON [Wolfson Microelectronics plc]
домашняя страница  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8580 датащи(HTML) 48 Page - Wolfson Microelectronics plc

Back Button WM8580 Datasheet HTML 44Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 45Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 46Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 47Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 48Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 49Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 50Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 51Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 52Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 103 page
background image
WM8580
Production Data
w
PD Rev 4.5 February 2008
48
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R8
CLKSEL
08h
5:4
TX_CLKSEL
01
S/PDIF Transmitter clock source
00 = ADCMCLK pin
01 = PLLACLK
10 = PLLBCLK
11 = MCLK pin
Table 39 S/PDIF Transmitter Clock Control
PRIMARY AUDIO INTERFACE RECEIVER (PAIF RX)
The PAIF Receiver requires a left-right-clock (LRCLK) and a bit-clock (BCLK). These can be supplied
externally (slave mode) or they can be generated internally by the WM8580 (master mode). Register
R9, bit 5 selects master or slave mode.
In Slave mode, the BCLK and LRCLK driving the PAIF Rx interface are the PAIFRX_BCLK and the
PAIFRX_LRCLK pins.
In master mode the BCLK and LRCLK driving the PAIF Rx are generated by the Master Mode Clock
Gen module. The control of this module is described on page 22. The clock supplied to this module
is selected by the PAIFRXMS_CLKSEL register bits. These bits select either MCLK, PLLACLK, or
PLLBCLK Unless the S/PDIF Rx interface is enabled in which case the PAIF Rx clock is forced to
use the MCLK pin since the PLLA and PLLB are not available in this mode.
Figure 29 PAIF Rx Interface Clock Configuration
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R9
PAIF 1
09h
7:6
PAIFRXMS_
CLKSEL
00
PAIF Receiver Master Mode clock
source
00 = MCLK pin
01 = PLLACLK
10 = PLLBCLK
11 = MCLK pin
Table 40 PAIF Rx Master Mode Clock Control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com