поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

WM8580 датащи(PDF) 44 Page - Wolfson Microelectronics plc

номер детали WM8580
подробное описание детали  Multichannel CODEC with S/PDIF Transceiver
PDF  103 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WOLFSON [Wolfson Microelectronics plc]
домашняя страница  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8580 датащи(HTML) 44 Page - Wolfson Microelectronics plc

Back Button WM8580 Datasheet HTML 40Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 41Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 42Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 43Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 44Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 45Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 46Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 47Page - Wolfson Microelectronics plc WM8580 Datasheet HTML 48Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 103 page
background image
WM8580
Production Data
w
PD Rev 4.5 February 2008
44
DAC Data Source
Clock used for DAC
rate Generator (fs)
Comments
DAC1 =PAIFRX
PAIFRX_LRCLK
DAC sample rate based on PAIF Rx
DAC1=SAIFRX
SAIFRX_LRCLK
DAC sample rate based on SAIF Rx
DAC1=S/PDIFRX
(DAC2/3 also used)
SFRM_CLK or
PAIFRX_LRCLK
RX2DAC_MODE bit selects between the
SFRM_CLK (default) and the
PAIFRX_LRCLK.
DAC1=S/PDIFRX
(DAC2/3 NOT used)
SFRM_CLK
Set RX2DAC_MODE=0
DAC1=S/PDIFRX
DAC 2/3 = PAIFRX
PAIFRX_LRCLK
Need to synchronise the DACs to use the a
common LRCLK.Set RX2DAC_MODE=1
and S/PDIF Rx sampling rate must be
synchronous to PAIF_LRCLK
Table 34 DAC Sample Rate Selection
If DACs 2 and 3 source the PAIFRX, while DAC 1 sources the S/PDIFRx then to synchronize all
DACs together, the DAC rate generator needs to use a common LRCLK. In this case, the
PAIFRX_LRCLK should be used. This is done by setting register bit RX2DAC_MODE=1, allowing the
PAIF_LRCLK to be used to generate the sampling rate. In this case, the S/PDIF sampling rate must
be synchronised with PAIF_LRCLK. In addition, when using the S/PDIF receiver, the PLLACLK and
PLLBCLK are not available to the DACs, and the DAC_CLK applied to the DACs must be at a
standard audio rate.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R8
CLKSEL
08h
1:0
DAC_CLKSEL
00
DAC clock source
00 = MCLK pin
01 = PLLACLK
10 = PLLBCLK
11 = MCLK pin
R15
DAC
Control 1
0Fh
8
RX2DAC_MODE
0
DAC oversampling rate and power down
control (only valid when DAC_SRC = 00,
DAC1 data sourced from S/PDIF receiver)
0 = SFRM_CLK determines
oversampling rate, DACs 2/3 powered
down
1 = PAIFRX_LRCLK determines
oversampling rate, DACs 2/3 source
PAIF Receiver
Table 35 DAC Clock Control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com