поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

RX72N датащи(PDF) 7 Page - Renesas Technology Corp

номер детали RX72N
подробное описание детали  Renesas MCUs
PDF  179 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

RX72N датащи(HTML) 7 Page - Renesas Technology Corp

Back Button RX72N Datasheet HTML 3Page - Renesas Technology Corp RX72N Datasheet HTML 4Page - Renesas Technology Corp RX72N Datasheet HTML 5Page - Renesas Technology Corp RX72N Datasheet HTML 6Page - Renesas Technology Corp RX72N Datasheet HTML 7Page - Renesas Technology Corp RX72N Datasheet HTML 8Page - Renesas Technology Corp RX72N Datasheet HTML 9Page - Renesas Technology Corp RX72N Datasheet HTML 10Page - Renesas Technology Corp RX72N Datasheet HTML 11Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 179 page
background image
RX72N Group
1. Overview
R01DS0343EJ0120 Rev.1.20
Page 7 of 179
Nov 15, 2023
Timers
General PWM timer
(GPTW)
 32 bits × 4 channels (GPTW0 to GPTW3)
 Counting up or down (sawtooth-wave), counting up and down (triangle-wave) selectable
for all channels
 Clock sources independently selectable for each channel
 2 input/output pins per channel
 2 output compare/input capture registers per channel
 For the 2 output compare/input capture registers of each channel, 4 registers are
provided as buffer registers and are capable of operating as comparison registers when
buffering is not in use.
 In output compare operation, buffer switching can be at crests or troughs, enabling the
generation of laterally asymmetrically PWM waveforms.
 Registers for setting up frame intervals on each channel (with capability for generating
interrupts on overflow or underflow)
 Generation of dead times in PWM operation
 Capable of synchronous start, stop, or clearing of counter for any channel
 Capable of a start, stop, clearing, or up-/down-counting of the counter supporting input
level comparison
 Capable of a start, stop, clearing, or up-/down-counting of the counter supporting
maximum of 4 external triggers
 Output pin disabling function by a dead time error or a short circuit detection among
output pins
 Capable of generating conversion start triggers for the A/D converters as well as
monitoring external pins for a start timing of conversion.
 Capable of outputting events, such as compare-match from A to F and overflow/
underflow, to ELC
 Capable of using noise filter of input capture
Port output enable for
GPTW (POEG)
 Controlling the output disable for GPTW waveform output
 Initiation by input level detection of GTETRG pins
 Initiation by output disable request from GPTW
 Initiation by detection of oscillation stop or by software
Programmable pulse
generator (PPG)
 (4 bits × 4 groups) × 2 units
 Pulse output with the MTU or TPU output as a trigger
 Maximum of 32 pulse-output possible
8-bit timers (TMR)
 (8 bits × 2 channels) × 2 units
 Select from among seven internal clock signals (PCLKB/1, PCLKB/2, PCLKB/8,
PCLKB/32, PCLKB/64, PCLKB/1024, PCLKB/8192) and one external clock signal
 Capable of output of pulse trains with desired duty cycles or of PWM signals
 The 2 channels of each unit can be cascaded to create a 16-bit timer
 Generation of triggers for A/D converter conversion
 Capable of generating baud-rate clocks for SCI5, SCI6, and SCI12
 Event linking by the ELC
Compare match timer
(CMT)
 (16 bits × 2 channels) × 2 units
 Select from among four internal clock signals (PCLKB/8, PCLKB/32, PCLKB/128,
PCLKB/512)
Compare match timer W
(CMTW)
 (32 bits × 1 channel) × 2 units
 Compare-match, input-capture input, and output-comparison output are available.
 Select from among four internal clock signals (PCLKB/8, PCLKB/32, PCLKB/128,
PCLKB/512)
 Interrupt requests can be output in response to compare-match, input-capture, and
output-comparison events.
 Event linking by the ELC
Realtime clock (RTCd)*1
 Clock sources: Main clock, sub-clock
 Selection of the 32-bit binary count in time count/second unit possible
 Clock and calendar functions
 Interrupt sources: Alarm interrupt, periodic interrupt, and carry interrupt
 Battery backup operation
 Time-capture facility for three values
 Event linking by the ELC
Watchdog timer (WDTA)
 14 bits × 1 channel
 Select from among 6 counter-input clock signals (PCLKB/4, PCLKB/64, PCLKB/128,
PCLKB/512, PCLKB/2048, PCLKB/8192)
Table 1.1
Outline of Specifications (6/11)
Classification
Module/Function
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com