M7020R datasheet(122/150 Pages) STMICROELECTRONICS

122 / 150 page

M7020R

122/150

DEPTH-CASCADING

The search engine application can depth-cascade

the device to various table sizes of different widths

(e.g., 68-bit, 136-bit, and 272-bit configurations).

The devices perform all the necessary arbitration

to decide which device drives the SRAM Bus. The

latency of the searches increases as the table size

increases while the search rate remains constant.

Depth-Cascading Up to Eight Devices (One

Block)

Figure 90, page 123 shows how up to eight devic-

es can cascade to form a 256K x68, 128K x136, or

64K x272 bit table. It also shows the interconnec-

tion between the devices for depth-cascading.

Each Search Engine asserts the LHO[1] and

LHO[0] signals to inform downstream devices of

its result. The LHI[6:0] signals for a device are con-

nected to LHO signals of the upstream devices.

The host ASIC must program the TLSZ to ’01’ for

each of up to eight devices in a block. Only a single

device drives the SRAM Bus in any single cycle.

Depth-Cascading Up to 31 Devices (4 Blocks)

Figure 91, page 124 shows how to cascade up to

four blocks. Each block contains up to eight

M7020Rs (except the last block) and the intercon-

nection within each is shown in Figure 90, page

123.

Note: The interconnection between blocks for

depth-cascading is important. For each SEARCH,

a block asserts BHO[2], BHO[1], and BHO[0]. The

BHO[2:0] signals for a block are the signals taken

only from the last device in the block. For all other

devices within that block, these signals stay open

and floating. The host ASIC must program the ta-

ble size (TLSZ) field to ’10’ in each of the devices

for cascading up to 31 devices (in up to four

blocks).

Depth-Cascading to Generate a “FULL” Signal

Bit[0] of each of the 68-bit entries is designated as

a special bit (1 = occupied; 0 = empty). For each

LEARN or PIO WRITE to the data array, each de-

vice asserts FULO[1] and FULO[0] if it does not

have any empty locations (see Figure 92, page

125).

Each device combines the FULO signals from the

devices above it with its own “full” status to gener-

ate a FULL signal that gives the “full” status of the

table up to the device asserting the FULL signal.

Figure 92, page 125 shows the hardware connec-

tion diagram for generating the FULL signal that

goes back to the ASIC. In a depth-cascaded block

of up to eight devices, the FULL signal from the

last device should be fed back to the ASIC control-

ler to indicate the fullness of the table. The FULL

signal of the other devices should be left open.

Note: The LEARN instruction is supported for only

up to eight devices, whereas FULL cascading is

allowed only for one block in tables containing

more than eight devices. In tables for which a

LEARN Instruction is not going to be used, the

Bit[0] of each 68-bit entry should always be set to

'1.'

M7020R датащи(PDF) 122 Page - STMicroelectronics

M7020R датащи(HTML) 122 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL