| поискавой системы для электроныых деталей |
|
AT45DB321E датащи(PDF) 7 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
AT45DB321E датащи(HTML) 7 Page - Renesas Technology Corp |
|
7 / 80 page ![]() DS-AT45DB321E-8784 Rev. N Page 7 9/1/23 © 2023 Renesas Electronics AT45DB321E Datasheet 2. Pin Configurations and Pinouts Figure 1. Pinouts Note: The metal pad on the bottom of the UDFN package is not internally connected to a voltage potential. This pad can be a “no connect” or connected to GND. Table 1. Pin Configurations Symbol Name and Function Asserted State Type CS Chip Select Asserting the CS pin selects the device. When the CS pin is deasserted, the device is deselected and normally be placed in the standby mode (not Deep Power-Down mode) and the output pin (SO) is in a high-impedance state. When the device is deselected, data is not accepted on the input pin (SI). A high-to-low transition on the CS pin is required to start an operation and a low-to-high transition is required to end an operation. When ending an internally self-timed operation such as a program or erase cycle, the device does not enter the standby mode until the completion of the operation. Low Input SCK Serial Clock This pin is used to provide a clock to the device and is used to control the flow of data to and from the device. Command, address, and input data present on the SI pin is always latched on the rising edge of SCK, while output data on the SO pin is always clocked out on the falling edge of SCK. — Input SI Serial Input The SI pin is used to shift data into the device. The SI pin is used for all data input including command and address sequences. Data on the SI pin is always latched on the rising edge of SCK. Data present on the SI pin are ignored whenever the device is deselected (CS is deasserted). — Input SO Serial Output The SO pin is used to shift data out from the device. Data on the SO pin is always clocked out on the falling edge of SCK. The SO pin is in a high-impedance state whenever the device is deselected (CS is deasserted). — Output 1 2 3 4 8 7 6 5 SI SCK RESET CS SO GND VCC WP 8-lead SOIC Top View SI SCK RESET CS SO GND VCC WP 8 7 6 5 1 2 3 4 8-pad UDFN and DFN Top View (Through Package) |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |