 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
IMXRT1160AXEC датащи(PDF) 62 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
IMXRT1160AXEC датащи(HTML) 62 Page - NXP Semiconductors |
|
|
62 / 130 page  i.MX RT1160 Crossover Processors Data Sheet for Extended Industrial Products, Rev. 4, 06/2025 62 NXP Semiconductors Electrical characteristics Figure 17 shows the output timing in ASYNC mode. Figure 17. SEMC output timing in ASYNC mode 4.5.1.1.2 SEMC output timing in SYNC mode Table 48 shows SEMC output timing in SYNC mode. Figure 18 shows the output timing in SYNC mode. 4 WE# low time is configurable by SEMC_*CR0.WEL. WEL field setting value is 0x0 in above table. When WEL is set with value N, TWEL min time should be ((N + 1) x TCK - 1). See the i.MX RT1160 Reference Manual (IMXRT1160RM) for more detail about SEMC_*CR0.WEL register field. Table 48. SEMC output timing in SYNC mode Symbol Parameter Min. Max. Unit Comment Frequency of operation — 200 MHz — TCK Internal clock period 5 — ns — TDVO Data output valid time — 0.6 ns These timing parameters apply to Address/Data/DM/CKE/control signals with SEMC_CLK for SDRAM. TDHO Data output hold time -0.7 — ns |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
