LP5569ARTWR datasheet(34/93 Pages) TI2

34 / 93 page

LP5569

SNVSAP8A – JULY 2017 – REVISED SEPTEMBER 2017

www.ti.com

Product Folder Links: LP5569

Submit Documentation Feedback

(1)

This opcode is used with numerical operands.

(2)

This opcode is used with variables.

(3)

X means don't care.

(4)

This is a new instruction, not available in LP5523 or LP55231.

Table 12. LP5569 Branch Instructions

INST.

Bit

[15]

Bit

[14]

Bit

[13]

Bit

[12]

Bit

[11]

Bit

[10]

Bit [9] Bit [8]

Bit

[7]

Bit [6] Bit [5] Bit [4] Bit [3] Bit [2] Bit [1] Bit [0]

rst

branch(1)

loop count

step number

branch(2)

step number

loop count

int

end

int

reset

trigger

wait for trigger

send a trigger

ext

trig

X(3)

ext

trig

X(3)

trig_clear

(4)

jne

Number of instructions to be skipped if

the operation returns true

variable 1

variable 2

Number of instructions to be skipped if

the operation returns true

variable 1

variable 2

jge

Number of instructions to be skipped if

the operation returns true

variable 1

variable 2

Number of instructions to be skipped if

the operation returns true

variable 1

variable 2

(1)

Valid for numerical operands.

(2)

Valid for variables.

NAME

VALUE (d)

DESCRIPTION

loop count(1)

0–63

The number of loops to be done. 0 means an infinite loop.

step number

0–127

The step number to be loaded to program counter.

loop count(2)

0–3

Selects the variable for loop count value. Loop count is loaded with the value of the variable

defined below.

0 = Local variable A

1 = Local variable B

2 = Global variable C

3 = Global variable D

8.5.2.6.2

INT

Send an interrupt to the processor by pulling the INT pin down and setting the corresponding status bit high.

Interrupts can be cleared by reading the interrupt bits in the ENGINE_STATUS register at address 3Ch.

8.5.2.6.3

RST

The rst instruction resets the program counter register (address 30h, 31h, or 32h) and continues executing the

program from the program the start address defined in register addresses 4Bh–4Dh. The instruction takes 16

‑kHz clock cycles. Note that default value for all program memory registers is 0000h, which is the rst

instruction.

8.5.2.6.4

END

End program execution. The instruction takes 16 32-kHz clock cycles.

LP5569ARTWR датащи(PDF) 34 Page - Texas Instruments

LP5569ARTWR датащи(HTML) 34 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

датащи скачать

ссылки URL