| поискавой системы для электроныых деталей |
|
SPC563M60X датащи(PDF) 24 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPC563M60X датащи(HTML) 24 Page - STMicroelectronics |
|
24 / 128 page ![]() Overview SPC563M64x, SPC563M60x 24/128 DocID14642 Rev 12 2 write/byte enable (WE[0:1]/BE[0:1]) signals Configurable bus speed modes – system frequency – 1/2 of system frequency – 1/4 of system frequency Optional automatic CLKOUT gating to save power and reduce EMI Selectable drive strengths; 10 pF, 20 pF, 30 pF, 50 pF 2.3.7 SIU The SPC563Mxx SIU controls MCU reset configuration, pad configuration, external interrupt, general purpose I/O (GPIO), internal peripheral multiplexing, and the system reset operation. The reset configuration block contains the external pin boot configuration logic. The pad configuration block controls the static electrical characteristics of I/O pins. The GPIO block provides uniform and discrete input/output control of the I/O pins of the MCU. The reset controller performs reset monitoring of internal and external reset sources, and drives the RSTOUT pin. Communication between the SIU and the e200z335 CPU core is via the crossbar switch. The SIU provides the following features: System configuration – MCU reset configuration via external pins – Pad configuration control for each pad – Pad configuration control for virtual I/O via DSPI serialization System reset monitoring and generation – Power-on reset support – Reset status register provides last reset source to software – Glitch detection on reset input – Software controlled reset assertion External interrupt – 11 interrupt requests – Rising or falling edge event detection – Programmable digital filter for glitch rejection – Critical Interrupt request – Non-Maskable Interrupt request GPIO – GPIO function on 80 I/O pins – Virtual GPIO on 64 I/O pins via DSPI serialization (requires external deserialization device) – Dedicated input and output registers for setting each GPIO and Virtual GPIO pin Internal multiplexing – Allows serial and parallel chaining of DSPIs – Allows flexible selection of eQADC trigger inputs – Allows selection of interrupt requests between external pins and DSPI |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |