поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DAC80504 датащи(PDF) 35 Page - Texas Instruments

номер детали DAC80504
подробное описание детали  DACx0504 Quad, 16-, 14-, 12-bit, SPI voltage output DACs with internal reference
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI2 [Texas Instruments]
домашняя страница  https://www.ti.com
Logo TI2 - Texas Instruments

DAC80504 датащи(HTML) 35 Page - Texas Instruments

Back Button DAC80504 Datasheet HTML 31Page - Texas Instruments DAC80504 Datasheet HTML 32Page - Texas Instruments DAC80504 Datasheet HTML 33Page - Texas Instruments DAC80504 Datasheet HTML 34Page - Texas Instruments DAC80504 Datasheet HTML 35Page - Texas Instruments DAC80504 Datasheet HTML 36Page - Texas Instruments DAC80504 Datasheet HTML 37Page - Texas Instruments DAC80504 Datasheet HTML 38Page - Texas Instruments DAC80504 Datasheet HTML 39Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 50 page
background image
35
DAC80504, DAC70504, DAC60504
www.ti.com
SBAS871C – AUGUST 2017 – REVISED JANUARY 2019
Product Folder Links: DAC80504 DAC70504 DAC60504
Submit Documentation Feedback
Copyright © 2017–2019, Texas Instruments Incorporated
8.6.7 BRDCAST Register (address = 0x6) [reset = 0x0000]
Figure 71. BRDCAST Register
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
BRDCAST-DATA[15:0]
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 15. BRDCAST Register Field Descriptions
Bit
Field
Type
Reset
Description
15:0
BRDCAST-DATA[15:0]
R/W
0x0000
Writing to the BRDCAST register forces those DAC channels
that have been set to broadcast in the SYNC register to update
their active data register with the BRDCAST-DATA value.
Data are MSB aligned in straight binary format and follows the
format below:
DAC80504: { DATA[15:0] }
DAC70504: { DATA[13:0], x, x }
DAC60504: { DATA[11:0], x, x, x, x }
x – Don’t care bits
8.6.8 STATUS Register (address = 0x7) [reset = 0x0000]
Figure 72. STATUS Register
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Reserved
REF-
ALM
—
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 16. STATUS Register Field Descriptions
Bit
Field
Type
Reset
Description
15:1
Reserved
—
0
Reserved for factory use.
0
REF-ALM
R
0
Reference alarm bit. Reads 1 when the difference between
VREF/DIV and VDD is below the required minimum analog
threshold. Reads 0 otherwise.
8.6.9 DACx Register (address = 0x8 to 0xF) [reset = 0x0000 or 0x8000]
Figure 73. DACx Register
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
DACx-DATA[15:0]
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 17. DACx Register Field Descriptions
Bit
Field
Type
Reset
Description
15:0
DACx-DATA[15:0]
R/W
0x0000 or
0x8000
Stores the 16- or 14-bit data to be loaded to DACx in MSB
aligned straight binary format. The default value is determined
by the RSTSEL pin.
Data follows the format below:
DAC80504: { DATA[15:0] }
DAC70504: { DATA[13:0], x, x }
DAC60504: { DATA[11:0], x, x, x, x }
x – Don’t care bits



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com