поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DAC80504 датащи(PDF) 34 Page - Texas Instruments

номер детали DAC80504
подробное описание детали  DACx0504 Quad, 16-, 14-, 12-bit, SPI voltage output DACs with internal reference
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI2 [Texas Instruments]
домашняя страница  https://www.ti.com
Logo TI2 - Texas Instruments

DAC80504 датащи(HTML) 34 Page - Texas Instruments

Back Button DAC80504 Datasheet HTML 30Page - Texas Instruments DAC80504 Datasheet HTML 31Page - Texas Instruments DAC80504 Datasheet HTML 32Page - Texas Instruments DAC80504 Datasheet HTML 33Page - Texas Instruments DAC80504 Datasheet HTML 34Page - Texas Instruments DAC80504 Datasheet HTML 35Page - Texas Instruments DAC80504 Datasheet HTML 36Page - Texas Instruments DAC80504 Datasheet HTML 37Page - Texas Instruments DAC80504 Datasheet HTML 38Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 50 page
background image
34
DAC80504, DAC70504, DAC60504
SBAS871C – AUGUST 2017 – REVISED JANUARY 2019
www.ti.com
Product Folder Links: DAC80504 DAC70504 DAC60504
Submit Documentation Feedback
Copyright © 2017–2019, Texas Instruments Incorporated
8.6.5 GAIN Register (address = 0x04) [reset = 0x---]
Figure 69. GAIN Register
15
14
13
12
11
10
9
8
Reserved
REFDIV-EN
—
R/W
7
6
5
4
3
2
1
0
Reserved
BUFF3-GAIN
BUFF2-GAIN
BUFF1-GAIN
BUFF0-GAIN
—
R/W
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 13. GAIN Register Field Descriptions
Bit
Field
Type
Reset
Description
15:9
Reserved
—
0
Reserved for factory use.
8
REFDIV-EN
R/W
0/1
When set to 1 the reference voltage is internally divided by a
factor of 2.
When cleared to 0 the reference voltage is unaffected.
Default value is determined by the REFDIV pin.
7:4
Reserved
—
0000
Reserved for factory use
3
BUFF3-GAIN
R/W
0/1
When set to 1 the buffer amplifier for corresponding DAC has a
gain of 2.
When cleared to 0 the buffer amplifier for corresponding DAC
has a gain of 1.
Default value is determined by the GAIN pin.
2
BUFF2-GAIN
R/W
0/1
1
BUFF1-GAIN
R/W
0/1
0
BUFF0-GAIN
R/W
0/1
8.6.6 TRIGGER Register (address = 0x05) [reset = 0x0000]
Figure 70. TRIGGER Register
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Reserved
LDAC
SOFT-RESET[3:0]
—
W
W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 14. TRIGGER Register Field Descriptions
Bit
Field
Type
Reset
Description
15:5
Reserved
—
0
Reserved for factory use.
4
LDAC
W
0
Set this bit to 1 to synchronously load those DACs that have
been set in synchronous mode in the SYNC register.
3:0
SOFT-RESET[3:0]
W
0x0
When set to the reserved code 1010 resets the device to its
default state.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com