| поискавой системы для электроныых деталей |
|
PCF8545ATT/A датащи(PDF) 51 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCF8545ATT/A датащи(HTML) 51 Page - NXP Semiconductors |
|
51 / 72 page ![]() PCF8545 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2013. All rights reserved. Product data sheet Rev. 1 — 13 November 2013 51 of 72 NXP Semiconductors PCF8545 Universal LCD driver for multiplex rates up to 1:8 [1] The minimum SCL clock frequency is limited by the bus time-out feature, which resets the serial bus interface if either the SDA or SCL is held LOW for a minimum of 25 ms. The bus time-out feature must be disabled for DC operation. [2] tVD;ACK = time for acknowledgement signal from SCL LOW to SDA output LOW. [3] tVD;DAT = minimum time for valid SDA output following SCL LOW. [4] Input filters on the SDA and SCL inputs suppress noise spikes of less than 50 ns. Fig 42. RESET timing Table 35. Timing characteristics: I2C-bus VDD = 1.8 V to 5.5 V; VSS = 0 V; Tamb = 40 C to +85 C; unless otherwise specified. All timing values are valid within the operating supply voltage and temperature range and referenced to VIL and VIH with an input voltage swing of VSS to VDD. Timing waveforms see Figure 43. Symbol Parameter Conditions Min Typ Max Unit Pin SCL fSCL SCL clock frequency [1] -- 400 kHz tLOW LOW period of the SCL clock 1.3 - - s tHIGH HIGH period of the SCL clock 0.6 - - s Pin SDA tSU;DAT data set-up time 100 - - ns tHD;DAT data hold time 0 - - ns Pins SCL and SDA tBUF bus free time between a STOP and START condition 1.3 - - s tSU;STO set-up time for STOP condition 0.6 - - s tHD;STA hold time (repeated) START condition 0.6 - - s tSU;STA set-up time for a repeated START condition 0.6 - - s tr rise time of both SDA and SCL signals fSCL = 400 kHz - - 0.3 s fSCL = 100 kHz - - 1.0 s tf fall time of both SDA and SCL signals -- 0.3 s tVD;ACK data valid acknowledge time [2] 0.6 - - s tVD;DAT data valid time [3] 0.6 - - s Cb capacitive load for each bus line - - 400 pF tSP pulse width of spikes that must be suppressed by the input filter [4] -- 50 ns |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |