поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TMPR3916 датащи(PDF) 64 Page - Toshiba Semiconductor

номер детали TMPR3916
подробное описание детали  32-Bit TX System RISC TX39 Family TMPR3916
PDF  225 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TOSHIBA [Toshiba Semiconductor]
домашняя страница  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR3916 датащи(HTML) 64 Page - Toshiba Semiconductor

Back Button TMPR3916 Datasheet HTML 60Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 61Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 62Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 63Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 64Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 65Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 66Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 67Page - Toshiba Semiconductor TMPR3916 Datasheet HTML 68Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 225 page
background image
Chapter 2 Memory Controller (MC)
Preliminary
2-15
Bit
Name
Function
Reset
Value
R/W
3:0
ARL
Auto Refresh To Next Command Latency
This setting defines the number of clocks, which are taken after an
Auto Refresh Command has been issued. This setting is used as a
reload value for a down counter. The counter will prevent any active
SDRAM commands until it is expired.
0000 = Invalid setting
0001 = 3 cycles
0010 = 4 cycles
0011 = 5 cycles
……
1111 = 17 cycles
111
R/W
2.5.5
Software Power-Up Sequence
The picture below shows the software flow that is necessary to initialize the module.
The SDRAM memory typically requires to be held in reset or disabled state until the internal circuits
have stabilized. Software has to ensure that this state is applied for the specified amount of time by not
enabling the SDRAM controller during this timeframe. After the configuration registers have been
sequentially configured, a power-up cycle needs to be scheduled by writing a “1” value to the PWR bit
in the DCCR register. Finally, the SDRAM controller and the utilized channels needs to be enabled to
start the initialization. The PWR bit can be read to determine the end of the Power-Up sequence. During
the power-up procedure, this flag will be read as “1”. It is cleared, when the power-up procedure
completes.
Software Flow of Initialization:
Wait for at least 200
µs
Reset
Configure Control Register
(DCCR)
Configure Timing Register
(DCTR)
Configure Address Mapping
(DCAM)
Set PWR in DCCR
Enable the module by asserting
the ENA bit in DCCR
PWR
cleared?
DRAM ready for usage
Yes
No
Configure Address Mapping
(DCBA)
Figure 2.5.2 SDRAM Power-up Software Sequence Flow Chart



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com