поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

TEST датащи(PDF) 12 Page - List of Unclassifed Manufacturers

номер детали TEST
подробное описание детали  Low-voltage translating, 8-bit I2C-bus/SMBus I/O expander with interrupt output, reset, and configuration registers
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ETC [List of Unclassifed Manufacturers]
домашняя страница  
Logo ETC - List of Unclassifed Manufacturers

TEST датащи(HTML) 12 Page - List of Unclassifed Manufacturers

Back Button TEST Datasheet HTML 8Page - List of Unclassifed Manufacturers TEST Datasheet HTML 9Page - List of Unclassifed Manufacturers TEST Datasheet HTML 10Page - List of Unclassifed Manufacturers TEST Datasheet HTML 11Page - List of Unclassifed Manufacturers TEST Datasheet HTML 12Page - List of Unclassifed Manufacturers TEST Datasheet HTML 13Page - List of Unclassifed Manufacturers TEST Datasheet HTML 14Page - List of Unclassifed Manufacturers TEST Datasheet HTML 15Page - List of Unclassifed Manufacturers TEST Datasheet HTML 16Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 49 page
background image
PCAL6408A
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 3 — 18 September 2013
12 of 49
NXP Semiconductors
PCAL6408A
Low-voltage translating, 8-bit I2C-bus/SMBus I/O expander
7.4.10 Interrupt status register (46h)
This read-only register is used to identify the source of an interrupt. When read, a logic 1
indicates that the corresponding input pin was the source of the interrupt. A logic 0
indicates that the input pin is not the source of an interrupt.
When a corresponding bit in the interrupt mask register is set to 1 (masked), the interrupt
status bit returns logic 0.
7.4.11 Output port configuration register (4Fh)
The output port configuration register selects port-wise push-pull or open-drain I/O stage.
A logic 0 configures the I/O as push-pull (Q1 and Q2 are active, see Figure 9). A logic 1
configures the I/O as open-drain (Q1 is disabled, Q2 is active) and the recommended
command sequence is to program this register (4Fh) before the Configuration register
(03h) sets the port pins as outputs.
Table 17.
Interrupt status register (address 46h)
Bit
7
6
5
4
3
2
1
0
Symbol
S7
S6
S5
S4
S3
S2
S1
S0
Default
00
00
00
00
Table 18.
Output port configuration register (address 4Fh)
Bit
7
6
5
4
3
2
1
0
Symbol
reserved
ODEN
Default
00
00
00
00



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com