STAC9752 datasheet(67/95 Pages) IDT

67 / 95 page

STAC9752/9753

TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH HEADPHONE DRIVE, SPDIF OUTPUT MICROPHONE & JACK SENSING

IDT™

STAC9752/9753

REV 3.3 1206

TWO-CHANNEL, 20-BIT, AC’97 2.3 CODECS WITH HEADPHONE DRIVE, SPDIF OUTPUT MICROPHONE & JACK SENSING

8.2.8.

GPIO Pin Mask Register (52h)

Default: 0000h

8.2.9.

GPIO Pin Status Register (54h)

Default: 0000h

D15

D14

D13

D12

D11

D10

RESERVED

GW1

(GPIO1)

GW0

(GPIO0)

Bit(s)

Access

Reset Value

Name

Description

15:2

Read Only

RESERVED

Bit not used, should read back 0

Read / Write

GW1

0 = GPIO1 interrupt not passed to GPIO_INT slot 12.

1 = GPIO1 interrupt is passed to GPIO_INT slot 12.

Read / Write

GW0

0 = GPIO0 interrupt not passed to GPIO_INT slot 12.

1 = GPIO0 interrupt is passed to GPIO_INT slot 12.

D15

D14

D13

D12

D11

D10

RESERVED

GI1 (GPIO1)

GI0 (GPIO0)

Bit(s)

Access

Reset Value

Name

Description

15:2

Read Only

RESERVED Bits not used, should read back 0

Read / Write

GI1

When GPIO1 is configured as output and Register h74 bit[0] = 0

(default), the value of this register will be placed on the GPIO1

pad.

When GPIO1 is configured as output and Register h74 bit[0] =1,

the GPIO1 pad will get its value from slot12.

When GPIO1 is configured as input and configured as a sticky bit,

writing a 1 does nothing, writing a 0 clears this bit.

When GPIO1 is configured as input, this register reflects the value

on the GPIO1 pad after interpretation of the polarity and sticky

configurations.

Read / Write

GI0

When GPIO0 is configured as output and Register h74 bit[0] = 0

(default), the value of this register will be placed on the GPIO0

pad.

When GPIO0 is configured as output and Register h74 bit[0] =1,

the GPIO0 pad will get its value from slot12.

When GPIO0 is configured as input and configured as a sticky bit,

writing a 1 does nothing, writing a 0 clears this bit.

When GPIO0 is configured as input, this register reflects the value

on the GPIO0 pad after interpretation of the polarity and sticky

configurations.

STAC9752 датащи(PDF) 67 Page - Integrated Device Technology

STAC9752 датащи(HTML) 67 Page - Integrated Device Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95

датащи скачать

ссылки URL