| поискавой системы для электроныых деталей |
|
PIC18F4685-I/SP датащи(PDF) 132 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PIC18F4685-I/SP датащи(HTML) 132 Page - Microchip Technology |
|
132 / 484 page ![]() PIC18F2682/2685/4682/4685 DS39761B-page 130 Preliminary © 2007 Microchip Technology Inc. TABLE 10-1: PORTA I/O SUMMARY Pin Name Function I/O TRIS Buffer Description RA0/AN0/CVREF RA0 OUT 0 DIG LATA<0> data output. IN 1 TTL PORTA<0> data input. AN0 IN 1 ANA A/D input channel 0. Enabled on POR, this analog input overrides the digital input (read as clear – low level). CVREF(1) OUT x ANA Comparator voltage reference analog output. Enabling this analog output overrides the digital I/O (read as clear – low level). RA1/AN1 RA1 OUT 0 DIG LATA<1> data output. IN 1 TTL PORTA<1> data input. AN1 IN 1 ANA A/D input channel 1. Enabled on POR, this analog input overrides the digital input (read as clear – low level). RA2/AN2/VREF-RA2 OUT 0 DIG LATA<2> data output. IN 1 TTL PORTA<2> data input. AN2 IN 1 ANA A/D input channel 2. Enabled on POR, this analog input overrides the digital input (read as clear – low level). VREF-IN 1 ANA A/D and comparator negative voltage analog input. RA3/AN3/VREF+RA3 OUT 0 DIG LATA<3> data output. IN 1 TTL PORTA<3> data input. AN3 IN 1 ANA A/D input channel 3. Enabled on POR, this analog input overrides the digital input (read as clear – low level). VREF+IN 1 ANA A/D and comparator positive voltage analog input. RA4/T0CKI RA4 OUT 0 DIG LATA<4> data output. IN 1 TTL PORTA<4> data input. T0CKI IN 1 ST Timer0 clock input. RA5/AN4/SS/HLVDIN RA5 OUT 0 DIG LATA<5> data output. IN 1 TTL PORTA<5> data input. AN4 IN 1 ANA A/D input channel 4. Enabled on POR, this analog input overrides the digital input (read as clear – low level). SS IN 1 TTL Slave select input for MSSP. HLVDIN IN 1 ANA High/Low-Voltage Detect external trip point input. OSC2/CLKO/RA6 OSC2 OUT x ANA Output connection, selected by FOSC3:FOSC0 Configuration bits. Enabling OSC2 overrides digital I/O. CLKO OUT x DIG Output connection, selected by FOSC3:FOSC0 Configuration bits. Enabling CLKO overrides digital I/O (FOSC/4). RA6 OUT 0 DIG LATA<6> data output. IN 1 TTL PORTA<6> data input. OSC1/CLKI/RA7 OSC1 IN x ANA Main oscillator input connection, determined by FOSC3:FOSC0 Configuration bits. Enabling OSC1 overrides digital I/O. CLKI IN x ANA Main clock input connection, determined by FOSC3:FOSC0 Configuration bits. Enabling CLKI overrides digital I/O. RA7 OUT 0 DIG LATA<7> data output. IN 1 TTL PORTA<7> data input. Legend: OUT = Output; IN = Input; ANA = Analog Signal; DIG = Digital Output; ST = Schmitt Buffer Input; TTL = TTL Buffer Input Note 1: This bit is unimplemented on PIC18F2682/2685 devices. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |