поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

XRT79L71IB датащи(PDF) 2 Page - Exar Corporation

номер детали XRT79L71IB
подробное описание детали  1-CHANNEL DS3/E3 ATM UNI/PPP/CLEAR-CHANNEL FRAMER IC - HARDWARE
PDF  109 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  EXAR [Exar Corporation]
домашняя страница  http://www.exar.com
Logo EXAR - Exar Corporation

XRT79L71IB датащи(HTML) 2 Page - Exar Corporation

  XRT79L71IB Datasheet HTML 1Page - Exar Corporation XRT79L71IB Datasheet HTML 2Page - Exar Corporation XRT79L71IB Datasheet HTML 3Page - Exar Corporation XRT79L71IB Datasheet HTML 4Page - Exar Corporation XRT79L71IB Datasheet HTML 5Page - Exar Corporation XRT79L71IB Datasheet HTML 6Page - Exar Corporation XRT79L71IB Datasheet HTML 7Page - Exar Corporation XRT79L71IB Datasheet HTML 8Page - Exar Corporation XRT79L71IB Datasheet HTML 9Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 109 page
background image
XRT79L71
2
1-CHANNEL DS3/E3 ATM UNI/PPP/CLEAR-CHANNEL FRAMER IC - HARDWARE
REV. 1.0.0
Supports ATM cell payload scrambling
Maps ATM cells into E3 or DS3 frame
PLCP frame and mapping of ATM cell streams
RECEIVE CELL PROCESSING
Extraction of ATM cells from PLCP frame or directly
from E3 or DS3 frame
Termination of PLCP frame
Supports payload cell de-scrambling
TRANSMIT PACKET PROCESSING
Inserts PPP packets into data stream
Maps HDLC data stream directly into DS3 or E3
frame
Extracts in-band messaging packets
Supports CRC-16/32, HDLC flag and Idle
sequence generation
RECEIVE PACKET PROCESSING
Extracts HDLC data stream from DS3 or E3 frame
Inserts in-band messaging packets
Detects and removes HDLC flags
UTOPIA/ SYSTEM INTERFACE
8/16 bit UTOPIA Level I and II and PPP Multi-PHY
Interface operating at 25, 33 or 50 MHz.
Compliant with ATM Forum UTOPIA II interface
Programmable FIFO size for both Transmit and
Receive direction
Compliant to POS-PHY Level 2 interface
SERIAL INTERFACE
Serial clock and data interface for accessing DS3/
E3 framer
Serial clock and data interface for accessing cell/
packet processor
APPLICATIONS
Digital Access and Cross Connect Systems
3G Base Stations
DSLAMs
Digital, ATM, WAN and LAN Switches
FIGURE 1. BLOCK DIAGRAM OF THE XRT79L71
TU-3
POH
Processor
Jitter
Attenuator
Rx DS3/
E3
Fram er
PLCP &
Overhead
UTOPIA/
POS-PHY
Interface
HDLC
Controller
2
Receiver Block
JTAG Test Port
Clock &
Data
Recov ery
AGC/
Equalizer
RTIP
RRING
Transm itter Block
ATM Cell
Processor
or PPP
Processor
UTOPIA/
POS-PHY
Interface
ATM Cell
Processor
or PPP
Processor
HDLC
Controller
PLCP &
Overhead
Tx DS3/
E3
Fram er
Jitter
Attenuator
Tim ing
Control
Pulse
Shaper
TTIP
TRING
Microprocessor Interface
12.288
MHz
ClkIN
Clock
Synthesizer
E3CLK
DS3CLK
Receive
Utopia
POS-PHY
Interface
Transm it
Utopia
POS-PHY
Interface



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com