поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ST7LUS5 датащи(PDF) 66 Page - STMicroelectronics

номер детали ST7LUS5
подробное описание детали  8-bit low cost, low pin-count MCU for automotive,with single voltage Flash memory, ADC, timers
PDF  124 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7LUS5 датащи(HTML) 66 Page - STMicroelectronics

Back Button ST7LUS5 Datasheet HTML 62Page - STMicroelectronics ST7LUS5 Datasheet HTML 63Page - STMicroelectronics ST7LUS5 Datasheet HTML 64Page - STMicroelectronics ST7LUS5 Datasheet HTML 65Page - STMicroelectronics ST7LUS5 Datasheet HTML 66Page - STMicroelectronics ST7LUS5 Datasheet HTML 67Page - STMicroelectronics ST7LUS5 Datasheet HTML 68Page - STMicroelectronics ST7LUS5 Datasheet HTML 69Page - STMicroelectronics ST7LUS5 Datasheet HTML 70Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 66 / 124 page
background image
On-chip peripherals
ST7LUS5, ST7LU05, ST7LU09
66/124
10.1.6
Register description
Lite timer control/status register (LTCSR)
LTCSR
Reset value: 0000 0x00 (0xh)
7
654
32
10
ICIE
ICF
TB
TBIE
TBF
WDGR
WDGE
WDGD
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Table 35.
LTCSR register description
Bit
Name
Function
7ICIE
Interrupt enable
This bit is set and cleared by software.
0: Input Capture (IC) interrupt disabled
1: Input Capture (IC) interrupt enabled
6ICF
Input Capture flag
This bit is set by hardware and cleared by software by reading the LTICR register.
Writing to this bit does not change the bit value.
0: No input capture
1: An input capture has occurred
Note: After an MCU reset, software must initialize the ICF bit by reading the LTICR
register
5TB
Timebase period selection
This bit is set and cleared by software.
0: Timebase period = tOSC * 8000 (1ms @ 8 MHz)
1: Timebase period = tOSC * 16000 (2ms @ 8 MHz)
4TBIE
Timebase Interrupt enable
This bit is set and cleared by software.
0: Timebase (TB) interrupt disabled
1: Timebase (TB) interrupt enabled
3TBF
Timebase Interrupt flag
This bit is set by hardware and cleared by software reading the LTCSR register.
Writing to this bit has no effect.
0: No counter overflow
1: A counter overflow has occurred
2
WDGRF
Force Reset/Reset Status flag
This bit is used in two ways: It is set by software to force a watchdog reset. It is set
by hardware when a watchdog reset occurs and cleared by hardware or by
software. It is cleared by hardware only when an LVD reset occurs. It can be
cleared by software after a read access to the LTCSR register.
0: No watchdog reset occurred.
1: Force a watchdog reset (write), or, a watchdog reset occurred (read).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com