поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS47L85 датащи(PDF) 27 Page - Cirrus Logic

номер детали CS47L85
подробное описание детали  Low-Power Smart Codec with Seven DSP Cores, Voice and Media Enhancement, and Integrated Sensor Hub
PDF  370 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS47L85 датащи(HTML) 27 Page - Cirrus Logic

Back Button CS47L85 Datasheet HTML 23Page - Cirrus Logic CS47L85 Datasheet HTML 24Page - Cirrus Logic CS47L85 Datasheet HTML 25Page - Cirrus Logic CS47L85 Datasheet HTML 26Page - Cirrus Logic CS47L85 Datasheet HTML 27Page - Cirrus Logic CS47L85 Datasheet HTML 28Page - Cirrus Logic CS47L85 Datasheet HTML 29Page - Cirrus Logic CS47L85 Datasheet HTML 30Page - Cirrus Logic CS47L85 Datasheet HTML 31Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 370 page
background image
CS47L85
Rev 4.3
27
Test Conditions
DBVDD1 = DBVDD2 = DBVDD3 = DBVDD4 = CPVDD1 = AVDD = LDOVDD = 1.8V, CPVDD2 = 1.2V
DCVDD = FLLVDD = 1.2V (powered from LDO1), MICVDD = 2.5V (powered from LDO2), SPKVDDL = SPKVDDR = 4.2V,
TA = +25ºC, 1kHz sinusoid signal, fs = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
MICVDD Charge Pump and Regulator (CP2 and LDO2)
Output voltage
VMICVDD
0.9
2.7
3.3
V
Programmable output voltage step
size
LDO2_VSEL=00h to 14h
(0.9V to 1.4V)
25
mV
LDO2_VSEL=14h to 27h
(1.4V to 3.3V)
100
Maximum output current
8
mA
Start-up time
4.7µF on MICVDD
1.5
2.5
ms
Frequency Locked Loop (FLL1, FLL2, FLL3)
Output frequency
FLL output as SYSCLK
or ASYNCCLK source
90
98.3
MHz
FLL output as
DSPCLK source
135
150
Lock Time
FREF = 32kHz,
FOUT = 147.456MHz
10
ms
FREF = 12MHz,
FOUT = 147.456MHz
1
RESET pin Input
RESET input pulse width
(To trigger a Hardware Reset, the
RESET input must be asserted for
longer than this duration)
1
µs
Test Conditions
The following electrical characteristics are valid across the full range of recommended operating conditions.
Device Reset Thresholds
AVDD Reset Threshold
VAVDD
VAVDD rising
1.66
V
VAVDD falling
1.06
1.44
DCVDD Reset Threshold
VDCVDD
VDCVDD rising
1.04
V
VDCVDD falling
0.49
0.66
DBVDD1 Reset Threshold
VDBVDD1
VDBVDD1 rising
1.66
V
VDBVDD1 falling
1.06
1.44
Note that the reset thresholds are derived from simulations only, across all operational and process corners.
Device performance is not assured outside the voltage ranges defined in the “Recommended Operating Conditions” section. Refer to this
section for the CS47L85 power-up sequencing requirements.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com