L9908 datasheet(151/153 Pages) STMICROELECTRONICS

151 / 153 page

List of figures

Figure 1.

Block diagram .................................................................... 3

Figure 2.

Pin connection diagram (top view)....................................................... 4

Figure 3.

Pin voltage ranges ................................................................. 7

Figure 4.

14 V pulse scenario - applicative condition ................................................. 9

Figure 5.

2s2p PCB with thermal vias .......................................................... 15

Figure 6.

Safe states activation paths .......................................................... 19

Figure 7.

Damage protected activation simplified structure............................................ 20

Figure 8.

Internal supply operative range ........................................................ 22

Figure 9.

VDD functional ranges.............................................................. 23

Figure 10.

Internal reset logic simplified block diagram ............................................... 25

Figure 11.

Device operational state machine ...................................................... 26

Figure 12.

CONFIG mode state machine......................................................... 29

Figure 13.

Self-test mode state machine (NORMAL MODE) ........................................... 31

Figure 14.

Fault output redirection logic simplified block diagram ........................................ 35

Figure 15.

Shutdown fault - Transient fault timing diagram ............................................. 36

Figure 16.

Shutdown fault - Permanent fault timing diagram............................................ 36

Figure 17.

Auto-retry faults - Transient fault timing diagram ............................................ 37

Figure 18.

Auto-retry faults - Permanent fault timing diagram ........................................... 37

Figure 19.

Reduced operation fault - Transient fault timing diagram ...................................... 38

Figure 20.

Reduced operation fault - Permanent fault timing diagram ..................................... 39

Figure 21.

Warning - Transient fault timing diagram ................................................. 39

Figure 22.

Warning - Permanent fault timing diagram ................................................ 40

Figure 23.

Power-Up diagram ................................................................ 42

Figure 24.

Recommended Power-Up sequence .................................................... 43

Figure 25.

VDH operative range ............................................................... 48

Figure 26.

Ext. FET gate supply simplified block diagram ............................................. 48

Figure 27.

VBP functional ranges .............................................................. 53

Figure 28.

VPRE monitor boot masking.......................................................... 54

Figure 29.

VPRE operative ranges ............................................................. 55

Figure 30.

BT1 behavior timing diagram ......................................................... 57

Figure 31.

VCP UV boot masking .............................................................. 58

Figure 32.

VCP operative range ............................................................... 59

Figure 33.

Pre-drivers Disable mode behavior ..................................................... 60

Figure 34.

Pre-drivers HIZ mode behavior ........................................................ 61

Figure 35.

Pre-drivers delay characteristics ....................................................... 62

Figure 36.

Pre-drivers rise/fall time characteristics .................................................. 63

Figure 37.

Ext. FET Turn-on/off simplified behavior.................................................. 65

Figure 38.

Pre-driver peak output current limitation circuit ............................................. 66

Figure 39.

VGS Monitor operative ranges ........................................................ 67

Figure 40.

Dead Time Protection functional operation ................................................ 67

Figure 41.

Interlocking protection on PWM inputs: functional operation .................................... 68

Figure 42.

Shoot-Through diagnosis on PWM inputs: functional operation .................................. 69

Figure 43.

Shoot-through protection on Ext. FET Vgs functional operation .................................. 69

Figure 44.

n-th Current Monitor Channel simplified block diagram........................................ 71

Figure 45.

External Shunts Configurations a) DC-Link, b) 2xSingle Leg + DC-Link, c) 3xSingle Leg ................ 71

Figure 46.

A/D Conversion simplified block diagram ................................................. 72

Figure 47.

Current Monitor input dynamic timings ................................................... 74

Figure 48.

Current monitor input CMRR - Positive Common Mode input voltage .............................. 75

Figure 49.

Current monitor input CMRR - Negative Common Mode input voltage ............................. 75

Figure 50.

Command edge triggering timing diagram ................................................ 77

Figure 51.

Auto-triggering timing diagram ........................................................ 78

Figure 52.

Digital signal processing simplified block diagram ........................................... 78

L9908

List of figures

DS13546 - Rev 3

page 151/153

L9908 датащи(PDF) 151 Page - STMicroelectronics

L9908 датащи(HTML) 151 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL