STM32L010K4 datasheet(16/91 Pages) STMICROELECTRONICS

16 / 91 page

Functional overview

STM32L010F4/K4

16/91

DS12323 Rev 3

3.2

Interconnect matrix

Several peripherals are directly interconnected. This allows autonomous communication

between peripherals, thus saving CPU resources and power consumption. In addition,

these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep, Low-power

run, Low-power sleep and Stop modes.

Consumption

VDD=1.8 to 3.6 V (typ)

Down to

140 µA/MHz

(from Flash

memory)

Down to

37 µA/MHz

(from Flash

memory)

Down

to 8 µA

Down

4.5 µA

0.29 µA (no

RTC) VDD=1.8 V

0.1 µA (no RTC)

VDD=1.8 V

0.54 µA (with

RTC) VDD=1.8 V

0.41 µA (with RTC)

VDD=1.8 V

0.34 µA (no

RTC) VDD=3.0 V

0.23 µA (no RTC)

VDD=3.0 V

0.67 µA (with

RTC) VDD=3.0 V

0.53 µA (with RTC)

VDD=3.0 V

1. Legend:

“Y” = Yes (enable).

“O” = Optional (can be enabled/disabled by software)

“-” = Not available

2. The consumption values given in this table are preliminary data given for indication. They are subject to slight changes.

3. Some peripherals with wakeup from Stop capability can request HSI to be enabled. In this case, HSI is woken up by the

peripheral, and only feeds the peripheral which requested it. HSI is automatically put off when the peripheral does not need

it anymore.

4. USART and LPUART reception is functional in Stop mode. It generates a wakeup interrupt on Start.To generate a wakeup

on address match or received frame event, the LPUART can run on LSE clock while the USART has to wake up or keep

running the HSI clock.

5. I2C address detection is functional in Stop mode. It generates a wakeup interrupt in case of address match. It wakes up the

HSI during reception.

Table 3. Functionalities depending on the working mode

(from Run/active down to Standby)(1)(2) (continued)

Run/active

mode

Sleep

mode

Low-

power

run

mode

Low-

power

sleep

mode

Stop mode

Standby mode

Wakeup

capability

Wakeup

capability

Table 4. STM32L010F4/K4 peripherals interconnect matrix

Interconnect

source

Inter-

connect

destination

Interconnect action

Run Sleep

Low-

power

run

Low-

power

sleep

Stop

TIMx

Timer triggered by other timer

RTC

TIM21

Timer triggered by auto wakeup

LPTIM1

Timer triggered by RTC event

All clocks

TIMx

Clock source used as input channel

for RC measurement and trimming

STM32L010K4 датащи(PDF) 16 Page - STMicroelectronics

STM32L010K4 датащи(HTML) 16 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

датащи скачать

ссылки URL