поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SPC58NH84C5 датащи(PDF) 108 Page - STMicroelectronics

номер детали SPC58NH84C5
подробное описание детали  SPC58 H Line - 32 bit Power Architecture automotive MCU Triple z4 cores 200 MHz, 10 MBytes Flash, HSM, ASIL-D
PDF  147 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPC58NH84C5 датащи(HTML) 108 Page - STMicroelectronics

Back Button SPC58NH84C5 Datasheet HTML 104Page - STMicroelectronics SPC58NH84C5 Datasheet HTML 105Page - STMicroelectronics SPC58NH84C5 Datasheet HTML 106Page - STMicroelectronics SPC58NH84C5 Datasheet HTML 107Page - STMicroelectronics SPC58NH84C5 Datasheet HTML 108Page - STMicroelectronics SPC58NH84C5 Datasheet HTML 109Page - STMicroelectronics SPC58NH84C5 Datasheet HTML 110Page - STMicroelectronics SPC58NH84C5 Datasheet HTML 111Page - STMicroelectronics SPC58NH84C5 Datasheet HTML 112Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 108 / 147 page
background image
Electrical characteristics
SPC58EHx, SPC58NHx
108/147
DS12304 Rev 5
4.16.8
PSI5 timing
4.16.9
OctoSPI timing
4.16.9.1
OctoSPI mode
For SDR mode, below table is applied considering:
1.
OERC for o/p pads are set as “11”
2.
No delay module used for input clock
3.
DQS being used as input clock. In case Clock Out being used as CLk In, frequency and
input timings would depend on memory characteristics and delay module might be
needed.
4.
These timings are with OCTOSPI_DCR2.PRESCALAR = 1;
Table 61. PSI5 timing
Symbol
C
Parameter
Value
Unit
Min.
Max.
tMSG_DLY
CC
D
Delay from last bit of frame (CRC0) to
assertion of new message received interrupt
—3
µs
tSYNC_DLY
CC
D
Delay from internal sync pulse to sync pulse
trigger at the SDOUT_PSI5_n pin
2
tMSG_JIT
CC
D
Delay jitter from last bit of frame (CRC0) to
assertion of new message received interrupt
1
cycle(1)
tSYNC_JIT
CC
D
Delay jitter from internal sync pulse to sync
pulse trigger at the SDOUT_PSI5_n pin
±(1 PSI5_1µs_CLK +
1 PBRIDGEn_CLK)
cycle
1. Measured in PSI5 clock cycles (PBRIDGEn_CLK on the device). Minimum PSI5 clock period is 20 ns.
Table 62. OctoSPI characteristics in SDR mode
Symbol
Parameter
Conditions
Value(1)
Unit
Min
Typ
Max
F(CLK)
OctoSPI clock frequency
2.7 V < VDD< 3.6 V Voltage
Range 1 CLOAD = 8 pF
——
100
MHz
tw(CKH)
OctoSPI clock high and
low time
—
45
—
55
ns
tw(CKL)
45
—
55
ts(IN)
Data input setup time
—
0.5
—
—
th(IN)
Data input hold time
—
2.5
—
—
tv(OUT)
Data output valid time
—
—
—
2
th(OUT)
Data output hold time
—
-1(2)
——
1. Values in the table applies to Octal and Quad SPI mode.
2. This hold time is with respect to negative edge of CLKout.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com