 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
SPC58NH84C5 датащи(PDF) 97 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPC58NH84C5 датащи(HTML) 97 Page - STMicroelectronics |
|
|
97 / 147 page  DS12304 Rev 5 97/147 SPC58EHx, SPC58NHx Electrical characteristics 109 Figure 31. MII transmit signal timing diagram 4.16.3.3 MII async inputs signal timing (CRS and COL) Figure 32. MII async inputs timing diagram Table 48. MII transmit signal timing Symbol C Characteristic Value(1) Unit Min Max M5 CC D TX_CLK to TXD[3:0], TX_EN, TX_ER invalid 5 — ns M6 CC D TX_CLK to TXD[3:0], TX_EN, TX_ER valid — 25 ns M7 CC D TX_CLK pulse width high 35% 65% TX_CLK period M8 CC D TX_CLK pulse width low 35% 65% TX_CLK period 1. Output parameters are valid for CL = 25 pF, where CL is the external load to the device. The internal package capacitance is accounted for, and does not need to be subtracted from the 25pF value M6 TX_CLK (input) TXD[3:0] (outputs) TX_EN TX_ER M5 M7 M8 Table 49. MII async inputs signal timing Symbol C Characteristic Value Unit Min Max M9 CC D CRS, COL minimum pulse width 1.5 — TX_CLK period CRS, COL M9 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
