поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LT4295 датащи(PDF) 7 Page - Analog Devices

номер детали LT4295
подробное описание детали  48-Port IEEE 802.3bt PoE PSE Controller
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

LT4295 датащи(HTML) 7 Page - Analog Devices

Back Button LT4295 Datasheet HTML 3Page - Analog Devices LT4295 Datasheet HTML 4Page - Analog Devices LT4295 Datasheet HTML 5Page - Analog Devices LT4295 Datasheet HTML 6Page - Analog Devices LT4295 Datasheet HTML 7Page - Analog Devices LT4295 Datasheet HTML 8Page - Analog Devices LT4295 Datasheet HTML 9Page - Analog Devices LT4295 Datasheet HTML 10Page - Analog Devices LT4295 Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 50 page
background image
LTC9101-1/
LTC9102/LTC9103
7
Rev. 0
For more information www.analog.com
ELECTRICAL CHARACTERISTICS The
l
denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. AGND – VEE = 55V and VDD – DGND = 3.3V unless otherwise noted.
(Notes 3 and 4)
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifespan.
Note 2: This chipset includes overtemperature protection that is intended
to protect the device during momentary overload conditions. Junction
temperature will exceed 140°C when overtemperature protection is active.
Continuous operation above the specified maximum operating junction
temperature may impair device reliability.
Note 3: All currents into device pins are positive; all currents out of device
pins are negative.
Note 4: The LTC9102/LTC9103 operates with a negative supply voltage
(with respect to AGND). To avoid confusion, voltages in this data sheet are
referred to in terms of absolute magnitude.
Note 5: tDIS is the same as tMPDO defined by IEEE 802.3.
Note 6: The LTC9101-1 digital interface operates with respect to DGND. All
logic levels are measured with respect to DGND.
Note 7: Guaranteed by design, not subject to test.
Note 8: The IEEE 802.3 defines MPS as the set of minimum PSE and PD
input current requirements to maintain power. An LTC9101-1/LTC9102/
LTC9103 port resets its MPS timer when VSENSEn – VSSKn ≥ VHOLD-2P for
tMPS and removes port power when VSENSEn – VSSKn ≥ VHOLD-2P for a
period longer than tDIS. See Disconnect section.
Note 9: Values Measured at VIHD.
Note 10: If a fault condition occurs during an I2C transaction, the INT pin
will not be pulled down until a stop condition is present on the I2C bus.
Note 11: Load characteristics of the LTC9102/LTC9103 during Mark: 7V <
(AGND – VOUTn) < 10V.
Note 12: See the LTC9101-1 Software Programming documentation
for information on serial bus usage and device configuration and
status registers.
Note 13: Do not source or sink current from CAP1, CAP2, CAP3 and CAP4.
Note 14: For single-signature PDs, tPON is measured from end of valid
detect on either power channel. For dual-signature PDs, tPON is measured
from the end of valid detect on the same power channel.
Note 15: Port current and port power measurements depend on sense
resistor value (0.1Ω typical). See External Component Selection for details.
Note 16: See Inrush Control for details on inrush threshold selection.
Note 17: ADC characteristics and typical performance are described in
terms of LTC9102/LTC9103 hardware capability. Measurements from
LTC9102/LTC9103 are processed and synthesized by LTC9101-1 to
maintain backwards compatibility with LTC4291 software interface. See
LTC9101-1 Software Interface for register descriptions and LSB weights
(port current, port power, VEE voltage, and system temperature).
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
I2C Timing (Note 7)
fSCLK
Clock Frequency
l
1
MHz
t1
Bus Free Time
Figure 5 (Note 9)
l
480
ns
t2
Start Hold Time
Figure 5 (Note 9)
l
240
ns
t3
SCL Low Time
Figure 5 (Note 9)
l
480
ns
t4
SCL High Time
Figure 5 (Note 9)
l
240
ns
t5
SDAIN Data Hold Time
Figure 5 (Note 9)
l
60
ns
Data Clock to SDAOUT Valid
Figure 5 (Note 9)
l
250
ns
t6
Data Set-Up Time
Figure 5 (Note 9)
l
80
ns
t7
Start Set-Up Time
Figure 5 (Note 9)
l
240
ns
t8
Stop Set-Up Time
Figure 5 (Note 9)
l
240
ns
tr
SCL, SDAIN Rise Time
Figure 5 (Note 9)
l
120
ns
tf
SCL, SDAIN Fall Time
Figure 5 (Note 9)
l
60
ns
Fault Present to INT Pin Low
(Notes 9, 10)
l
150
ns
Stop Condition to INT Pin Low
(Notes 9, 10)
l
1.5
µs
ARA to INT Pin High Time
(Note 9)
l
1.5
µs
SCL Fall to ACK Low
(Note 9)
l
250
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com