поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ADE9153AACPZ датащи(PDF) 24 Page - Analog Devices

номер детали ADE9153AACPZ
подробное описание детали  Energy Metering IC with Autocalibration
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

ADE9153AACPZ датащи(HTML) 24 Page - Analog Devices

Back Button ADE9153AACPZ Datasheet HTML 20Page - Analog Devices ADE9153AACPZ Datasheet HTML 21Page - Analog Devices ADE9153AACPZ Datasheet HTML 22Page - Analog Devices ADE9153AACPZ Datasheet HTML 23Page - Analog Devices ADE9153AACPZ Datasheet HTML 24Page - Analog Devices ADE9153AACPZ Datasheet HTML 25Page - Analog Devices ADE9153AACPZ Datasheet HTML 26Page - Analog Devices ADE9153AACPZ Datasheet HTML 27Page - Analog Devices ADE9153AACPZ Datasheet HTML 28Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 50 page
background image
ADE9153A
Data Sheet
Rev. 0 | Page 24 of 50
The total active power calculation, AWATT, is updated
every 4 kSPS. With full-scale inputs, the AWATT value is
10,356,306 codes.
The low-pass filter, LPF2, is enabled by default (DISAPLPF = 0)
and must be set to this default value for typical operation. Disable
LPF2 by setting the DISAPLPF bit in the CONFIG0 register.
The following equation indicates how the gain and offset
calibration registers modify the results in the power register:
AWATT =
 
27
2
1
APGAIN
AWATT0 + AWATT_OS
APGAIN is a common gain for all power measurements: active,
reactive, and apparent power measurements.
Fundamental Reactive Power
The ADE9153A offers a fundamental reactive power measurement.
Figure 47 shows the datapath for the fundamental reactive
power calculation.
APGAIN
AFVAR_OS
AFVAR
AI_WAV
AV_WAV
FUNDAMENTAL
VAR
ENERGY/
POWER/CF
ACCUMUL ATION
Figure 47. Fundamental Reactive Power (AFVAR) Datapath
The fundamental reactive power calculation, AFVAR, is
updated every 4 kSPS. With full-scale inputs, the AFVAR value
is 10,356,306 codes.
LPF2 is enabled by default (DISRPLPF = 0) and must be set to
this default value for typical operation. Disable LPF2 by setting
the DISRPLPF bit in the CONFIG0 register.
The following equation indicates how the gain and offset
calibration registers modify the results in the power register:
AFVAR =
 
27
2
1
APGAIN
AFVAR0 + AFVAR_OS
Total Apparent Power
The ADE9153A offers a total apparent power measurement.
The datapath for the total apparent power calculation is shown
in Figure 48.
AIRMS_OS
APGAIN
AVRMS_OS
AIRMS
AVA
AVRMS
VNOM
LPF2
AI_WAV
x2
215
215
LPF2
AV_WAV
ENERGY/
POWER/
CF ACCUMULATION
1
x2
0
Figure 48. Total Apparent Power (AVA) Datapath
The total apparent power calculation, AVA, is updated every
4 kSPS. With full-scale inputs, the AVA value is 10,356,306 codes.
LPF2 is enabled by default (DISRPLPF = 0) and must be set to
this default value for typical operation. Disable LPF2 by setting
the DISRPLPF bit in the CONFIG0 register.
The ADE9153A offers a register, VNOM, to calculate the total
apparent power when the voltage is missing. This register is set
to correspond to a desired voltage rms value. If the VNOMA_
EN bit in the CONFIG0 register is set, the VNOM value is used
instead of AVRMS.
Energy Accumulation, Power Accumulation, and No
Load Detection Features
The ADE9153A calculates total active, fundamental reactive,
and total apparent energy. By default, the accumulation mode is
signed accumulation but can be changed to absolute, positive
only, or negative only for active and reactive energies using the
WATTACC and VARACC bits in the ACCMODE register.
Energy Accumulation
The energy is accumulated into a 42-bit signed internal energy
accumulator at 4 kSPS. The user readable energy register is
signed and 45 bits wide, split between two 32-bit registers as
shown in Figure 49. With full-scale inputs, the user energy
register overflows in 106.3 sec.
fDSP
INTERNAL ENERGY ACCUMULATOR
+
+
31
41
0
AWATTHR_HI
AWATT
0
0
12
12
13
AWATTHR_LO
31
Figure 49. Internal Energy Accumulator to AWATTHR_HI and AWATTHR_LO
Energy Accumulation Modes
The energy registers can accumulate a user defined number
of samples or half line cycles configured by the EGY_TMR_
MODE bit in the EP_CFG register. Half line cycle accumulation
uses the voltage channel zero crossings. The number of samples
or half line cycles is set in the EGY_TIME register. The maximum
value of EGY_TIME is 8191 decimal. With full-scale inputs, the
internal register overflows in 13.3 sec. For a 50 Hz signal, EGY_
TIME must be lower than 1329 decimal to prevent overflow
during half line cycle accumulation.
After EGY_TIME + 1 samples or half line cycles, the EGYRDY bit
is set in the status register and the energy register is updated.
The data from the internal energy register is added or latched to the
user energy register, depending on the EGY_LD_ACCUM bit
setting in the EP_CFG register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com