ADSP-SC591 datasheet(96/143 Pages) AD

96 / 143 page

Rev. PrD

Page 96 of 143

May 2021

ADSP-21591/21593/21594/ADSP-SC591/SC592/SC594 Preliminary Technical Data

SPI Port—SPIx_RDY Master Timing

SPIx_RDY is used to provide flow control. CPOL and CPHA are configuration bits in the SPIx_CTL register, whereas LEADX, LAGX,

and STOP are configuration bits in the SPIx_DLY register.

Table 55. SPI Port—SPIx_RDY Master Timing1

1 All specifications apply to all three SPIs.

All specifications are based on simulation data and are subject to change without notice.

Parameter

Conditions

Min

Max

Unit

Timing Requirement

tSRDYSCKM

Setup Time for SPIx_RDY

Deassertion Before Last Valid

Data SPIx_CLK Edge

(TBD × BAUD2) × tCDU_CLKO0 +

TBD

2 BAUD value is set using the SPIx_CLK.BAUD bits. BAUD value = SPIx_CLK.BAUD bits + 1.

Switching Characteristic

tDRDYSCKM

3 Specification assumes the LEADX, LAGX, and STOP bits in the SPI_DLY register are zero.

Assertion of SPIx_RDY to First

SPIx_CLK Edge of Next Transfer

BAUD = 0, CPHA = 0 TBD × tCDU_CLKO0

TBD × tCDU_CLKO0 + TBD

BAUD = 0, CPHA = 1 TBD × tCDU_CLKO0

TBD × tCDU_CLKO0 + TBD

BAUD > 0, CPHA = 0 (TBD × BAUD2) × tCDU_CLKO0

(TBD × BAUD2) × tCDU_CLKO0 +TBD ns

BAUD > 0, CPHA = 1 (TBD × BAUD2) × tCDU_CLKO0

(TBD × BAUD2) × tCDU_CLKO0 + TBD ns

Figure 24. SPIx_RDY Setup Before SPIx_CLK

SPIx_CLK

(CPOL = 0)

SPIx_CLK

(CPOL = 1)

tSRDYSCKM

SPIx_RDY

ADSP-SC591 датащи(PDF) 96 Page - Analog Devices

ADSP-SC591 датащи(HTML) 96 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL