поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

L99LD02 датащи(PDF) 30 Page - STMicroelectronics

номер детали L99LD02
подробное описание детали  Automotive dual-phase boost DC/DC controller
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L99LD02 датащи(HTML) 30 Page - STMicroelectronics

Back Button L99LD02 Datasheet HTML 26Page - STMicroelectronics L99LD02 Datasheet HTML 27Page - STMicroelectronics L99LD02 Datasheet HTML 28Page - STMicroelectronics L99LD02 Datasheet HTML 29Page - STMicroelectronics L99LD02 Datasheet HTML 30Page - STMicroelectronics L99LD02 Datasheet HTML 31Page - STMicroelectronics L99LD02 Datasheet HTML 32Page - STMicroelectronics L99LD02 Datasheet HTML 33Page - STMicroelectronics L99LD02 Datasheet HTML 34Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 66 page
background image
Serial peripheral interface (ST SPI standard)
L99LD02
30/66
DS12448 Rev 3
The operation code is used to distinguish between different access modes to the registers of
the slave device.
The Write and Read Mode operations allow access to the RAM of the device.
The Read and Clear operation is used to read a status register and subsequently clears its
content.
The Read Device Information allows access to the ROM area which contains device specific
read-only data (like Device ID and SPI settings device related information) predefined by
the ST SPI standard.
5.2.2
SDO Frame
The Data-Out Frame consists of 32 bits (GSB + Data).
The first eight transmitted bits contain device-related status information and are latched into
the shift register at the time of the Communication Start. These 8 bits are transmitted at
every SPI transaction.
The subsequent bytes contain the payload data and are latched into the shift register with
the eighth positive SCK edge. This could lead to an inconsistency of data between the GSB
and Payload due to different shift register load times. Anyhow, no unwanted Status Register
clear should appear, as status information should just be cleared with a dedicated bit clear
after read.
Table 11. Data byte 1
Data byte 1
Bit
15
141312
11
10
9
8
Name
D15
D14
D13
D12
D11
D10
D9
D8
Table 12. Data byte 0
Data byte 0
Bit
7
6543210
Name
D7
D6
D5
D4
D3
D2
D1
D0
Table 13. Operation code definition
OC1
OC0
Meaning
0
0
<Write Mode>
0
1
<Read Mode>
1
0
<Read and Clear Mode>
1
1
<Read Device Information>



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com