XIO2001IPNP datasheet(104/144 Pages) TI

104 / 144 page

104

XIO2001

SCPS212I – MAY 2009 – REVISED JANUARY 2016

www.ti.com

Product Folder Links: XIO2001

Submit Documentation Feedback

8.6.4 GPIO Data Register

This register reads the state of the input mode GPIO terminals and changes the state of the output mode GPIO

terminals. Writing to a bit that is in input mode or is enabled for a secondary function is ignored. The secondary

functions share GPIO0 (CLKRUN), GPIO1 (PWR_OVRD), GPIO3 (SDA), and GPIO4 (SCL). The default value at

power up depends on the state of the GPIO terminals as they default to general-purpose inputs. This register is

an alias of the GPIO data register in the classic PCI configuration space (offset B6h, see GPIO Data Register).

See Table 76 for a complete description of the register contents.

Device control memory window register offset:

42h

Read-only, Read/Write

Default value:

00XXh

BIT NUMBER

RESET STATE

(1)

These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

Table 76. GPIO Data Register Description

BIT

FIELD NAME

ACCESS

DESCRIPTION

15:5

RSVD

Reserved. Returns 000 0000 0000b when read.

4(1)

GPIO4_Data

GPIO 4 data. This bit reads the state of GPIO4 when in input mode or changes the state

of GPIO4 when in output mode.

3(1)

GPIO3_Data

GPIO 3 data. This bit reads the state of GPIO3 when in input mode or changes the state

of GPIO3 when in output mode.

2(1)

GPIO2_Data

GPIO 2 data. This bit reads the state of GPIO2 when in input mode or changes the state

of GPIO2 when in output mode.

1(1)

GPIO1_Data

GPIO 1 data. This bit reads the state of GPIO1 when in input mode or changes the state

of GPIO1 when in output mode.

0(1)

GPIO0_Data

GPIO 0 data. This bit reads the state of GPIO0 when in input mode or changes the state

of GPIO0 when in output mode.

8.6.5 Serial-Bus Data Register

The serial-bus data register reads and writes data on the serial-bus interface. Write data is loaded into this

the serial bus, this register contains the data read after bit 5 (REQBUSY) in the serial-bus control and status

bus data register in the PCI header (offset B0h, see Serial-Bus Data Register). This register is reset by a PCI

Express reset (PERST), a GRST, or the internally-generated power-on reset.

Device control memory window register offset:

44h

Read/Write

Default value:

00h

BIT NUMBER

RESET STATE

XIO2001IPNP датащи(PDF) 104 Page - Texas Instruments

XIO2001IPNP датащи(HTML) 104 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL