поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LS1020A датащи(PDF) 34 Page - Freescale Semiconductor, Inc

номер детали LS1020A
подробное описание детали  TWR-LS1021A Reference Manual
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

LS1020A датащи(HTML) 34 Page - Freescale Semiconductor, Inc

Back Button LS1020A Datasheet HTML 30Page - Freescale Semiconductor, Inc LS1020A Datasheet HTML 31Page - Freescale Semiconductor, Inc LS1020A Datasheet HTML 32Page - Freescale Semiconductor, Inc LS1020A Datasheet HTML 33Page - Freescale Semiconductor, Inc LS1020A Datasheet HTML 34Page - Freescale Semiconductor, Inc LS1020A Datasheet HTML 35Page - Freescale Semiconductor, Inc LS1020A Datasheet HTML 36Page - Freescale Semiconductor, Inc LS1020A Datasheet HTML 37Page - Freescale Semiconductor, Inc LS1020A Datasheet HTML 38Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 71 page
background image
Architecture
TWR-LS1021A Reference Manual, Rev. 0
Freescale Semiconductor
2-19
— Raster (framebuffer) width, height and depth
— An “Area Of Interest”, often just equal to the display width and height.
•
Pixel clock within limits of monitor
•
Horizontal and vertical sync parameters, which include:
— Polarity (generally positive, but not always)
— Front/back “porch” - the interval between sync transitions and active pixel data; usually one or
two pixel clocks (HSYNC) or one or two lines (VSYNC) is sufficient.
— Sync assertion time - display width (in pixels) + front and back porch (in pixels), plus the sync
assertion time, should be approximately equal to the monitor stated horizontal timing
parameter (which might be in units of microseconds, pixels or Hz). A similar process is used
for vertical timing.
The DCU block are configured as described in Table 2-13.
2.14
I2C
The LS1021A / LS1020A devices support up to four I2C buses.
Figure 2-14 shows the I2C subsystem connection. The devices available on each I2C bus segment are
listed in Table 2-14.
Table 2-13. DIU configuration
Configuration signal
Controls
Value
Description
cfg_mux_qetdm_diu0 SW: SW3[6]
REG:0x0C
0
QE TDM signals are routed to the DCU block.
1
QE TDM signals are routed to the UCC block.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com