DLP4710AFQL datasheet(32/43 Pages) TI1

32 / 43 page

DLP4710

DLPS125 – NOVEMBER 2018

www.ti.com

Product Folder Links: DLP4710

Submit Documentation Feedback

9 Power Supply Recommendations

The following power supplies are all required to operate the DMD: VDD, VDDI, VOFFSET, VBIAS, and VRESET.

All VSS connections are also required. DMD power-up and power-down sequencing is strictly controlled by the

DLPA3000/DLPA3005 devices.

CAUTION

For reliable operation of the DMD, the following power supply sequencing

requirements must be followed. Failure to adhere to the prescribed power-up and

power-down procedures may affect device reliability.

VDD, VDDI, VOFFSET, VBIAS, and VRESET power supplies have to be coordinated

during power-up and power-down operations. Failure to meet any of the below

requirements will result in a significant reduction in the DMD’s reliability and lifetime.

Refer to Figure 23. VSS must also be connected.

9.1 Power Supply Power-Up Procedure

•

During power-up, VDD and VDDI must always start and settle before VOFFSET, VBIAS, and VRESET

voltages are applied to the DMD.

•

During power-up, it is a strict requirement that the delta between VBIAS and VOFFSET must be within the

specified limit shown in Recommended Operating Conditions. Refer to Table 3 and the Layout Example for

power-up delay requirements.

•

During power-up, the DMD’s LPSDR input pins shall not be driven high until after VDD and VDDI have settled

at operating voltage.

•

During power-up, there is no requirement for the relative timing of VRESET with respect to VOFFSET and

VBIAS. Power supply slew rates during power-up are flexible, provided that the transient voltage levels follow

the requirements listed previously and in Figure 22.

9.2 Power Supply Power-Down Procedure

•

Power-down sequence is the reverse order of the previous power-up sequence. VDD and VDDI must be

supplied until after VBIAS, VRESET, and VOFFSET are discharged to within 4 V of ground.

•

During power-down, it is not mandatory to stop driving VBIAS prior to VOFFSET, but it is a strict requirement

that the delta between VBIAS and VOFFSET must be within the specified limit shown in Recommended

Operating Conditions (Refer to Note 2 for Figure 22).

•

During power-down, the DMD’s LPSDR input pins must be less than VDDI, the specified limit shown in

Recommended Operating Conditions.

•

During power-down, there is no requirement for the relative timing of VRESET with respect to VOFFSET and

VBIAS.

•

Power supply slew rates during power-down are flexible, provided that the transient voltage levels follow the

requirements listed previously and in Figure 22.

DLP4710AFQL датащи(PDF) 32 Page - Texas Instruments

DLP4710AFQL датащи(HTML) 32 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

датащи скачать

ссылки URL