поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AR0141CS датащи(PDF) 38 Page - ON Semiconductor

номер детали AR0141CS
подробное описание детали  1/4?릋nch Digital Image Sensor
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ONSEMI [ON Semiconductor]
домашняя страница  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

AR0141CS датащи(HTML) 38 Page - ON Semiconductor

Back Button AR0141CS Datasheet HTML 34Page - ON Semiconductor AR0141CS Datasheet HTML 35Page - ON Semiconductor AR0141CS Datasheet HTML 36Page - ON Semiconductor AR0141CS Datasheet HTML 37Page - ON Semiconductor AR0141CS Datasheet HTML 38Page - ON Semiconductor AR0141CS Datasheet HTML 39Page - ON Semiconductor AR0141CS Datasheet HTML 40Page - ON Semiconductor AR0141CS Datasheet HTML 41Page - ON Semiconductor AR0141CS Datasheet HTML 42Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 48 page
background image
AR0141CS
www.onsemi.com
38
I/O Timing
By default, the AR0141CS launches pixel data, FV, and
LV with the falling edge of PIXCLK. The expectation is that
the user captures DOUT[11:0], FV, and LV using the rising
edge of PIXCLK.
See Figure 45 for I/O timing diagram.
Figure 45. I/O Timing Diagram
Data[11:0]
FRAME_VALID/
LINE_VALID
FRAME_VALID leads LINE_VALID by 6 PIXCLKs.
FRAME_VALID trails
LINE_VALID by 6 PIXCLKs.
PIXCLK
EXTCLK
90 %
10 %
90 %
10 %
tPD
tPD
Pxl_0
Pxl_1
Pxl_2
Pxl_n
tPFH
tPLH
tPFL
tPLL
tEXTCLK
tR
tF
tRP
tFP
Table 19.
I/O TIMING CHARACTERISTICS (2.8 V VDD_IO)
(Conditions: fPIXCLK = 37.125 MHz (720P30fps; VDD_IO = 2.8 V)
Symbol
Definition
Condition
Min
Typ
Max
Unit
fEXTCLK1
Input clock frequency
PLL enabled
6
–
50
MHz
tEXTCLK1
Input clock period
PLL enabled
20
–
166
ns
tR
Input clock rise time
–
3
–
ns
tF
Input clock fall time
–
3
–
ns
tRR
PIXCLK rise time
PCLK slew rate setting = 2
2.0
3.5
6.4
ns
tFP
PIXCLK fall time
PCLK slew rate setting = 2
1.9
3.3
6.2
ns
Clock duty cycle
45
50
55
%
tJITTER2
Input clock jitter at 27 MHz
–
–
600
ps
fPIXCLK
PIXCLK frequency
default PLL configuration
6
37.125
74.25
MHz
tPD
PIXCLK to Data[11:0]
PCLK slew rate setting = 2
parallel slew rate setting = 4
−2.0
–
5.9
ns
tPFH
PIXCLK to FV high
PCLK slew rate setting = 2
parallel slew rate setting = 2
−0.9
–
4.4
ns
tPLH
PIXCLK to LV high
PCLK slew rate setting = 2
parallel slew rate setting = 2
−0.8
–
4.6
ns
tPFL
PIXCLK to FV low
PCLK slew rate setting = 2
parallel slew rate setting = 2
−1.5
–
3.1
ns
tPLL
PIXCLK to FV low
PCLK slew rate setting = 2
parallel slew rate setting = 2
−1.5
–
3.3
ns
CLOAD
Output load capacitance
–
30
–
pF
CIN
Input pin capacitance
–
2.5
–
pF
1. Slew rate setting = 2 for PIXCLK
Slew rate setting = 2 for parallel ports



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com