AR0141CS datasheet(32/48 Pages) ONSEMI

32 / 48 page

AR0141CS

www.onsemi.com

Single READ from Random Location

This sequence (Figure 34) starts with a dummy WRITE to

the 16−bit address that is to be used for the READ. The

master terminates the WRITE by generating a restart

condition. The master then sends the 8−bit read slave

address/data direction byte and clocks out one byte of

generating a no−acknowledge bit followed by a stop

condition. Figure 34 shows how the internal register address

maintained by the AR0141CS is loaded and incremented as

the sequence proceeds.

Figure 34. Single READ from Random Location

Previous Reg Address, N

Reg Address, M

M+1

Slave

Address

Reg

Address[15:8]

Reg

Address[7:0]

Slave Address

S = Start Condition

P = Stop Condition

Sr = Restart Condition

A = Acknowledge

A = No-acknowledge

Slave to Master

Master to Slave

Read Data

Single READ from Current Location

This sequence (Figure 35) performs a read using the

current value of the AR0141CS internal register address.

The master terminates the READ by generating a

no−acknowledge bit followed by a stop condition. The

figure shows two independent READ sequences.

Figure 35. Single READ from Current Location

Slave Address

Read Data

Slave Address

Read Data

Previous Reg Address, N

Reg Address, N+1

N+2

Sequential READ, Start from Random Location

This sequence (Figure 36) starts in the same way as the

single READ from random location (Figure 34). Instead of

generating a no−acknowledge bit after the first byte of data

has been transferred, the master generates an acknowledge

bit and continues to perform byte READs until “L” bytes

have been read.

Figure 36. Sequential READ, Start from Random Location

Previous Reg Address, N

Reg Address, M

Slave Address

Reg Address[15:8]

M+1

Reg Address[7:0]

Read Data

Slave Address

M+L

M+L−1

M+L−2

M+1

M+2

M+3

Read Data

Sequential READ, Start from Current Location

This sequence (Figure 37) starts in the same way as the

single READ from current location (Figure 35). Instead of

generating a no−acknowledge bit after the first byte of data

has been transferred, the master generates an acknowledge

bit and continues to perform byte READs until “L” bytes

have been read.

AR0141CS датащи(PDF) 32 Page - ON Semiconductor

AR0141CS датащи(HTML) 32 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

датащи скачать

ссылки URL