CS43199 datasheet(37/111 Pages) CIRRUS

номер детали	CS43199

подробное описание детали	130-dB, 32-Bit High-Performance DAC

PDF	111 Pages

Scroll/Zoom	100%

производитель	CIRRUS [Cirrus Logic]

домашняя страница	http://www.cirrus.com

Logo

37 / 111 page

DS1113F1

CS4399

4.8 Audio Serial Port (ASP)

The LRCK-high width (xSP_LCHI) controls the number of SCLK periods for which the LRCK signal is held high during

each frame. Like the LRCK period, the LRCK-high width is programmable in single SCLK periods, from a minimum of one

period to a maximum of the LRCK period minus one (and an absolute maximum of 768 SCLK periods). That is, LRCK-high

width must be less than the LRCK period.

Figure 4-19. xSP LRCK Period, High Width

As shown in Fig. 4-20, if Serial Port 50/50 Mode is enabled (xSP_5050 = 1), the LRCK high duration must be programmed

to the LRCK period divided by two (rounded down to the nearest integer when the LRCK period is odd). When the serial

port is in 50/50 Mode, setting the LRCK high duration to a value other than half of the period results in erroneous operation.

Figure 4-20. xSP_LRCK Period, High Width, 50/50 Mode

SCLK

LRCK

Falling

Edge

Rising

Edge

xSP_LCPR

xSP_LCHI

...

SCLK

LRCK

Falling

Edge

Rising

Edge

xSP_LCPR

xSP_LCHI

SCLK

LRCK

Falling

Edge

Rising

Edge

xSP_LCPR

xSP_LCHI

Even xSP _LCPR

Odd xSP _LCPR

xSP_LCPR count clock is absent

xSP_LCHI

...

CS43199 датащи(PDF) 37 Page - Cirrus Logic

CS43199 датащи(HTML) 37 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL