CS35L32 datasheet(37/51 Pages) CIRRUS

37 / 51 page

DS963F5

CS35L32

7.6 Power Control 2

Address 0x07

R/W

654

PDN_VMON

PDN_IMON

PDN_VPMON

—

SDOUT_3ST

—

Default

110

Bits

Name

Description

7PDN_

VMON

Power-down VMON ADC. Configures the power state of the ADC front end and the ADC used to monitor the VSENSE± input

pins to create the VMON data.

0 Powered up

1 (Default) Powered down

6PDN_

IMON

Power-down IMON ADC. Configures the power state of the ADC front end, and the ADC, and range selection circuitry used to

monitor the ISENSE± input pins to create the IMON data.

0 Powered up

1 (Default) Powered down

5PDN_

VPMON

Power-down VPMON ADC. Configures the ADC front end power state and the ADC used to monitor the VP supply pin to create

the VP data.

0 Powered up

1 (Default) Powered down

4—

Reserved

SDOUT_

3ST

Tristate the ADSP SDOUT path. Configures the Hi-Z state of the ADSP SDOUT output path.

0 SDOUT is powered up.

1 (Default) SDOUT is Hi-Z.

2:0

—

Reserved

7.7 Clocking Control

Address 0x08

R/W

654

MCLKDIS

MCLKDIV2

—

RATIO

Default

100

Because clock rates must be stable when the device is powered up, the device must be powered down before changing clock rates.

Bits

Name

Description

MCLKDIS MCLK disable. Configures the state of MCLKINT before its fan-out to all the internal circuitry.

0 (Default) On

1 Off. Disables the clock tree to save power when the device is powered down. Set only after the device powers down.

MCLKDIV2 MCLK divide by 2. Configures a divide between the input pin MCLK and the derived core clock, MCLKINT.

0 No divide

1 (Default) Divide by 2

5:1

—

Reserved

0RATIO

fMCLK(INT)/fLRCK ratio. Table 3-12 shows the effect of these settings on the Master Mode duty cycle.

0 (Default)128

1 125

Application: Refer to Section 4.11.2, “Master and Slave Timing.”

7.8 Low Battery Thresholds

Address 0x09

R/W

654

—

LOWBAT_TH[1:0]

LOWBAT_RECOV[2:0]

—

Default

010

Bits

Name

Description

7:6

—

Reserved

5:4

LOWBAT_

Low battery nominal threshold, falling VP. See Table 3-3 for accuracy specifications.

00 3.1 V

01 3.2 V

10 (Default) 3.3 V

11 3.4 V

3:1

LOWBAT_

RECOV

Low battery nominal recovery threshold, rising VP. See Table 3-3 for accuracy specifications.

000 Reserved

001 3.2 V

010 3.3 V

011 (Default) 3.4 V

100 3.5 V

101 3.6 V

110–111 3.6 V

0—

Reserved.

CS35L32 датащи(PDF) 37 Page - Cirrus Logic

CS35L32 датащи(HTML) 37 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

датащи скачать

ссылки URL