поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

AD9286BCPZ-500 датащи(PDF) 19 Page - Analog Devices

номер детали AD9286BCPZ-500
подробное описание детали  8-Bit, 500 MSPS, 1.8 V Analog-to-Digital Converter (ADC)
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9286BCPZ-500 датащи(HTML) 19 Page - Analog Devices

Back Button AD9286BCPZ-500 Datasheet HTML 15Page - Analog Devices AD9286BCPZ-500 Datasheet HTML 16Page - Analog Devices AD9286BCPZ-500 Datasheet HTML 17Page - Analog Devices AD9286BCPZ-500 Datasheet HTML 18Page - Analog Devices AD9286BCPZ-500 Datasheet HTML 19Page - Analog Devices AD9286BCPZ-500 Datasheet HTML 20Page - Analog Devices AD9286BCPZ-500 Datasheet HTML 21Page - Analog Devices AD9286BCPZ-500 Datasheet HTML 22Page - Analog Devices AD9286BCPZ-500 Datasheet HTML 23Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 28 page
background image
AD9286
Data Sheet
The magnitude of the offset spur (OS) is shown in Equation 6.
OSOFFSET (dBFS) = 20 × log(OFFSET × 2/2RESOLUTION)
(6)
where:
OFFSET is the channel-to-channel offset in codes.
RESOLUTION is the resolution of the converter (eight bits).
OSOFFSET, as a function of offset mismatch, is shown in Figure 32.
60
55
50
45
40
35
30
25
20
0
2.5
2.0
1.5
1.0
0.5
OFFSET MISMATCH (% FS)
Figure 32. OSOFFSET as a Function of Offset Mismatch
Due to the orthogonal relationship between the gain and timing
errors, it is impossible to correct for one with the other. To mini-
mize channel-to-channel gain error, the AD9286 is designed
to have very close gain matching between the two channels.
Address 0x37 and Address 0x38 of the SPI provide the ability to
add delay to either clock path to realize a minimum clock skew
error. Also provided via the SPI, in Address 0x10, is the ability
to minimize the channel-to-channel offset error.
DIGITAL OUTPUTS
Digital Output Enable Function (OE)
The AD9286 has a flexible three-state ability for the digital output
pins. The three-state mode is enabled using the OE pin. When OE
is set to logic level high, the output drivers for both data buses
are placed into a high impedance state.
Rev. C | Page 18 of 27



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com