| поискавой системы для электроныых деталей |
|
ENICSF2811PBKA датащи(PDF) 54 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
ENICSF2811PBKA датащи(HTML) 54 Page - Texas Instruments |
|
54 / 172 page ![]() TMS320F2810, TMS320F2811, TMS320F2812 TMS320C2810, TMS320C2811, TMS320C2812 SPRS174T – APRIL 2001 – REVISED MAY 2012 www.ti.com 3.12 Low-Power Modes Block The low-power modes on the F281x and C281x are similar to the 240x devices. Table 3-18 summarizes the various modes. Table 3-18. F281x and C281x Low-Power Modes MODE LPM[1:0] OSCCLK CLKIN SYSCLKOUT EXIT(1) Normal X,X on on on – XRS, WDINT, IDLE 0,0 on on on(2) Any Enabled Interrupt, XNMI, Debugger(3) XRS, WDINT, XINT1, XNMI, on T1/2/3/4CTRIP, STANDBY 0,1 off off (watchdog still running) C1/2/3/4/5/6TRIP, SCIRXDA, SCIRXDB, CANRX, Debugger(3) off XRS, HALT 1,X (oscillator and PLL turned off, off off XNMI, watchdog not functional) Debugger(3) (1) The Exit column lists which signals or under what conditions the low-power mode will be exited. A low signal, on any of the signals, will exit the low-power condition. This signal must be kept low long enough for an interrupt to be recognized by the device. Otherwise, the IDLE mode will not be exited and the device will go back into the indicated low-power mode. (2) The IDLE mode on the C28x behaves differently than on the 24x/240x. On the C28x, the clock output from the core (SYSCLKOUT) is still functional; while on the 24x/240x, the clock is turned off. (3) On the C28x, the JTAG port can still function even if the core clock (CLKIN) is turned off. The various low-power modes operate as follows: IDLE Mode This mode is exited by any enabled interrupt or an XNMI that is recognized by the processor. The LPM block performs no tasks during this mode as long as the LPMCR0(LPM) bits are set to 0,0. STANDBY Mode All other signals (including XNMI) will wake the device from STANDBY mode if selected by the LPMCR1 register. The user will need to select which signal(s) will wake the device. The selected signal(s) are also qualified by the OSCCLK before waking the device. The number of OSCCLKs is specified in the LPMCR0 register. HALT Mode Only the XRS and XNMI external signals can wake the device from HALT mode. The XNMI input to the core has an enable/disable bit. Hence, it is safe to use the XNMI signal for this function. NOTE The low-power modes do not affect the state of the output pins (PWM pins included). They will be in whatever state the code left them when the IDLE instruction was executed. 54 Functional Overview Copyright © 2001–2012, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): TMS320F2810 TMS320F2811 TMS320F2812 TMS320C2810 TMS320C2811 TMS320C2812 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |