| поискавой системы для электроныых деталей |
|
STV2050A датащи(PDF) 30 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STV2050A датащи(HTML) 30 Page - STMicroelectronics |
|
30 / 83 page ![]() 30/83 STV2050A - MASTER I²C BUS INTERFACE – STX[0] =´EEPROM PROBLEM´ If A Read or Write sequence has been terminated with an access error, the STX[0] bit is set to low. It is set back to high when the master starts the next R/W sequence. 6.6 DATA TRANSFER BETWEEN RAM AND EEPROM Data is transfered using the following I²C BUS sequence after a bit in the E9 register has been read or written: S DW SA D0 D1 D2 P Where: – SA = E9: Selection of the E9 register, EEPROMadd[2:0] is the hardware EEPROM address used by the I²C Master, – RWM[2:0] selects the Read or Write mode as previously described, – HAM[2:0]: Hamming code used to protect the D0[7:0] and D1[7:4] data bits. Refer to Section 14.2 "HAMMING ENCODING" on page 62. The total transfer lasts approximately 200 ms if the I²C master clock is operating at 70 kHz. MSB LSB BYTE D0 BYTE D1 BYTE D2 ADD 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 E9 EEPRO- Madd [2:0] XXX ADS[ 1:0] RWM [2:0] X HAM[3:0] X X X X STX[3:0] |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |