поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

VDP3133Y датащи(PDF) 30 Page - Micronas

номер детали VDP3133Y
подробное описание детали  Video Processor Family
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICRONAS [Micronas]
домашняя страница  http://www.micronas.com
Logo MICRONAS - Micronas

VDP3133Y датащи(HTML) 30 Page - Micronas

Back Button VDP3133Y Datasheet HTML 26Page - Micronas VDP3133Y Datasheet HTML 27Page - Micronas VDP3133Y Datasheet HTML 28Page - Micronas VDP3133Y Datasheet HTML 29Page - Micronas VDP3133Y Datasheet HTML 30Page - Micronas VDP3133Y Datasheet HTML 31Page - Micronas VDP3133Y Datasheet HTML 32Page - Micronas VDP3133Y Datasheet HTML 33Page - Micronas VDP3133Y Datasheet HTML 34Page - Micronas Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 76 page
background image
VDP 313xY
ADVANCE INFORMATION
30
Micronas
2.14.2.Control and Status Registers
Table 2–4 gives definitions of the VDP control and sta-
tus registers. The number of bits indicated for each
register in the table is the number of bits implemented
in hardware, i.e. a 9-bit register must always be
accessed using two data bytes but the 7 MSB will be
‘don’t care’ on write operations and ‘0’ on read opera-
tions. Write registers that can be read back are indi-
cated in Table 2–4.
Functions implemented by software in the on-chip con-
trol microprocessor (FP) are explained in Table 2–6.
A hardware reset initializes all control registers to 0.
The automatic chip initialization loads a selected set of
registers with the default values given in Table 2–4.
The register modes given in Table 2–4 are
– w: write only register
– w/r:write/read data register
– r:
read data from VPC
– v:
register is latched with vertical sync
– h: register is latched with horizontal sync
Table 2–4: I2C control and status registers of the video frontend
I2C Sub
address
Number
of bits
Mode
Function
Default
Name
(hex)
(hex)
FP Interface
35
8
r
FP status
bit[0]
write request
bit[1]
read request
bit[2]
busy
FPSTA
36
16
w
bit[8:0]
9-bit FP read address
bit[11:9]
reserved, set to zero
FPRD
37
16
w
bit[8:0]
9-bit FP write address
bit[11:9]
reserved, set to zero
FPWR
38
16
w/r
bit[11:0]
FP data register,
reading/writing to this register will
autoincrement the FP read/write
address.
Only 16 bit of data are transferred
per I2C teleramm.
FPDAT
Black Line Detector
12
16
r
read only register, do not write to this register!
after reading, LOWLIN and UPLIN are reset to 127 to
start a new measurement
bit[6:0]
number of lower black lines
bit[7]
always 0
bit[14:8]
number of upper black lines
bit[15]
normal/black picture
BLKLIN
LOWLIN
UPLIN
BLKPIC



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com