поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

P89LPC932 датащи(PDF) 35 Page - NXP Semiconductors

номер детали P89LPC932
подробное описание детали  8-bit microcontroller with accelerated two-clock 80C51 core 8 kB Flash with 512-byte data EEPROM and 768-byte RAM
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  PHILIPS [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

P89LPC932 датащи(HTML) 35 Page - NXP Semiconductors

Back Button P89LPC932 Datasheet HTML 31Page - NXP Semiconductors P89LPC932 Datasheet HTML 32Page - NXP Semiconductors P89LPC932 Datasheet HTML 33Page - NXP Semiconductors P89LPC932 Datasheet HTML 34Page - NXP Semiconductors P89LPC932 Datasheet HTML 35Page - NXP Semiconductors P89LPC932 Datasheet HTML 36Page - NXP Semiconductors P89LPC932 Datasheet HTML 37Page - NXP Semiconductors P89LPC932 Datasheet HTML 38Page - NXP Semiconductors P89LPC932 Datasheet HTML 39Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 60 page
background image
Philips Semiconductors
P89LPC932
8-bit microcontroller with accelerated two-clock 80C51 core
Product data
Rev. 04 — 06 January 2004
35 of 60
9397 750 12379
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
8.21 Serial Peripheral Interface (SPI)
The P89LPC932 provides another high-speed serial communication interface—the
SPI interface. SPI is a full-duplex, high-speed, synchronous communication bus with
two operation modes: Master mode and Slave mode. Up to 3 Mbit/s can be
supported in either Master or Slave mode. It has a Transfer Completion Flag and
Write Collision Flag Protection.
The SPI interface has four pins: SPICLK, MOSI, MISO and SS:
• SPICLK, MOSI and MISO are typically tied together between two or more SPI
devices. Data flows from master to slave on MOSI (Master Out Slave In) pin and
flows from slave to master on MISO (Master In Slave Out) pin. The SPICLK signal
is output in the master mode and is input in the slave mode. If the SPI system is
disabled, i.e., SPEN (SPCTL.6) = 0 (reset value), these pins are configured for port
functions.
• SS is the optional slave select pin. In a typical configuration, an SPI master asserts
one of its port pins to select one SPI device as the current slave. An SPI slave
device uses its SS pin to determine whether it is selected.
Typical connections are shown in Figures 16 through 18.
Fig 15. SPI block diagram.
002aaa497
CPU clock
DIVIDER
BY 4, 16, 64, 128
SELECT
CLOCK LOGIC
SPI CONTROL REGISTER
READ DATA BUFFER
8-BIT SHIFT REGISTER
SPI CONTROL
SPI STATUS REGISTER
SPI clock (master)
S
M
S
M
M
S
MISO
P2.3
MOSI
P2.2
SPICLK
P2.5
SS
P2.4
SPI
interrupt
request
internal
data
bus
MSTR
SPEN
clock



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com