VT82C596B datasheet(53/96 Pages) ETC

53 / 96 page

VT82C596B

Revision 0.3 June 17, 1999

-47-

Function 1 Registers - Enhanced IDE Controller

7HFKQRORJLHV ,QF

:H &RQQHFW

Function 1 Registers - Enhanced IDE Controller

This Enhanced IDE controller interface is fully compatible

with the SFF 8038i v.1.0 specification. There are two sets of

software accessible registers -- PCI configuration registers and

Bus Master IDE I/O registers. The PCI configuration registers

are located in the function 1 PCI configuration space of the

VT82C596B. The Bus Master IDE I/O registers are defined in

the SFF8038i v1.0 specification.

PCI Configuration Space Header

Offset 1-0 - Vendor ID (1106h=VIA) ................................RO

Offset 3-2 - Device ID (0571h=IDE Controller) ...............RO

Offset 5-4 - Command.......................................................RW

15-10 Reserved

........................................ always reads 0

Fast Back to Back Cycles ..........fixed at 0 (disabled)

SERR# Enable............................fixed at 0 (disabled)

Address Stepping ...................... default=1 (enabled)

VIA recommends that this bit always be set to 1 to

provide additional address decode time to IDE

devices.

Parity Error Response ...............fixed at 0 (disabled)

VGA Palette Snoop ....................fixed at 0 (disabled)

Memory Write & Invalidate .....fixed at 0 (disabled)

Special Cycles .............................fixed at 0 (disabled)

2Bus Master ............................. default = 0 (disabled)

S/G operation can be issued only when the “Bus

Master” bit is enabled.

Memory Space............................fixed at 0 (disabled)

I/O Space

............................. default = 0 (disabled)

When the “I/O Space” bit is disabled, the device will

not respond to any I/O addresses for both compatible

and native mode.

Offset 7-6 - Status ...........................................................RWC

Detected Parity Error ................................ default=0

Signalled System Error.............................. default=0

Received Master Abort.............................. default=0

Received Target Abort .............................. default=0

Signalled Target Abort ..............................Fixed at 0

10-9 DEVSEL# Timing ..................default = 01 (medium)

Data Parity Detected.................................. default=0

Fast Back to Back ......................................Fixed at 1

6-0

Reserved

........................................ always reads 0

Offset 8 - Revision ID .........................................................RO

0-7

Revision Code for IDE Controller Logic Block

Offset 9 - Programming Interface ................................... RW

Master IDE Capability........... fixed at 1 (Supported)

6-4

Reserved

........................................ always reads 0

Programmable Indicator - Secondary ...... fixed at 1

Supports both modes (may be set to either mode by

writing bit-2)

Channel Operating Mode - Secondary

Compatibility Mode (fixed addressing)

Native PCI Mode (flexible addressing) ....... def

Programmable Indicator - Primary.......... fixed at 1

Supports both modes (may be set to either mode by

writing bit-0)

Channel Operating Mode - Primary

Compatibility Mode (fixed addressing)

Native PCI Mode (flexible addressing) ....... def

Compatibility Mode (fixed IRQs and I/O addresses):

Command Block

Control Block

Channel

Registers

IRQ

Pri

1F0-1F7

3F6

Sec

170-177

376

Native PCI Mode (registers are programmable in I/O space)

Command Block

Control Block

Channel

Registers

Pri

BA @offset 10h

BA @offset 14h

Sec

BA @offset 18h

BA @offset 1Ch

Command register blocks are 8 bytes of I/O space

Control registers are 4 bytes of I/O space (only byte 2 is used)

Offset A - Sub Class Code (01h=IDE Controller) ........... RO

Offset B - Base Class Code (01h=Mass Storage Ctrlr) ... RO

Offset D - Latency Timer (00h) ....................................... RW

7-4

Latency Timer............................................. default=0

3-0

Reserved

........................................ always reads 0

Offset E - Header Type (00h)............................................ RO

Offset F - BIST (00h) ......................................................... RO

VT82C596B датащи(PDF) 53 Page - List of Unclassifed Manufacturers

VT82C596B датащи(HTML) 53 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

датащи скачать

ссылки URL