 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
TMP320C2811PBKA датащи(PDF) 91 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMP320C2811PBKA датащи(HTML) 91 Page - Texas Instruments |
|
|
91 / 147 page  Electrical Specifications 91 June 2004 SPRS257 Table 6−4. XCLKIN Timing Requirements − PLL Bypassed or Enabled NO. MIN MAX UNIT C8 tc(CI) Cycle time, XCLKIN 6.67 250 ns C9 t Fall time XCLKIN Up to 30 MHz 6 ns C9 tf(CI) Fall time, XCLKIN 30 MHz to 150 MHz 2 ns C10 t C Rise time XCLKIN Up to 30 MHz 6 ns C10 tr(CI) Rise time, XCLKIN 30 MHz to 150 MHz 2 ns C11 tw(CIL) Pulse duration, X1/XCLKIN low as a percentage of tc(CI) 40 60 % C12 tw(CIH) Pulse duration, X1/XCLKIN high as a percentage of tc(CI) 40 60 % Table 6−5. XCLKIN Timing Requirements − PLL Disabled NO. MIN MAX UNIT C8 tc(CI) Cycle time, XCLKIN 6.67 250 ns C9 t Fall time XCLKIN Up to 30 MHz 6 ns C9 tf(CI) Fall time, XCLKIN 30 MHz to 150 MHz 2 ns C10 t Rise time XCLKIN Up to 30 MHz 6 ns C10 tr(CI) Rise time, XCLKIN 30 MHz to 150 MHz 2 ns C11 t Pulse duration X1/XCLKIN low as a percentage of t XCLKIN ≤ 120 MHz 40 60 % C11 tw(CIL) Pulse duration, X1/XCLKIN low as a percentage of tc(CI) 120 < XCLKIN ≤ 150 MHz 45 55 % C12 t C Pulse duration X1/XCLKIN high as a percentage of t C XCLKIN ≤ 120 MHz 40 60 % C12 tw(CIH) Pulse duration, X1/XCLKIN high as a percentage of tc(CI) 120 < XCLKIN ≤ 150 MHz 45 55 % Table 6−6. Possible PLL Configuration Modes PLL MODE REMARKS SYSCLKOUT PLL Disabled Invoked by tying XPLLDIS pin low upon reset. PLL block is completely disabled. Clock input to the CPU (CLKIN) is directly derived from the clock signal present at the X1/XCLKIN pin. XCLKIN PLL Bypassed Default PLL configuration upon power-up, if PLL is not disabled. The PLL itself is bypassed. However, the /2 module in the PLL block divides the clock input at the X1/XCLKIN pin by two before feeding it to the CPU. XCLKIN/2 PLL Enabled Achieved by writing a non-zero value “n” into PLLCR register. The /2 module in the PLL block now divides the output of the PLL by two before feeding it to the CPU. (XCLKIN * n) / 2 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
