| поискавой системы для электроныых деталей |
|
MEC1322 датащи(PDF) 157 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MEC1322 датащи(HTML) 157 Page - Microchip Technology |
|
157 / 456 page ![]() 2014 - 2015 Microchip Technology Inc. DS00001719D-page 157 MEC1322 11.15.4 KEYBOARD CONTROL REGISTER 1IBF Input Buffer Full. This bit is set to “1” whenever the Host writes data or a command into the HOST_EC Data / CMD Registerr. When this bit is set, the EC's 8042EM_IBF interrupt is asserted, if enabled. When the EC reads the Data/CMD Register, this bit is automatically reset and the interrupt is cleared. This bit is not reset when PWRGD is asserted or when the LPC interface powers down. To clear this bit, firmware must read the EC Data Register in the EC-Only address space. R0h VCC1_R ESET 0OBF Output Buffer Full. This bit is set when the EC writes a byte of Data or AUX Data into the EC_HOST Data / AUX Data Register. When the Host reads the HOST_EC Data / CMD Register, this bit is auto- matically cleared by hardware and a 8042EM_OBF interrupt is gen- erated. This bit is not reset when PWRGD is asserted or when the LPC interface powers down. To clear this bit, firmware must read the Data/CMD Register in the Runtime address space. R0h VCC1_R ESET Offset 08h Bits Description Type Default Reset Event 7AUXH AUX in Hardware. 1=AUXOBF of the Keyboard Status Read Register is set in hardware by a write to the EC AUX Data Register 0=AUXOBF is not modified in hardware, but can be read and written by the EC using the EC-Only alias of the EC Keyboard Status Register R/W 0h VCC1_R ESET 6 UD5 User-defined data. Readable and writable by the EC when written by the EC at its EC-only alias. R/W 0h VCC1_R ESET 5 OBFEN When this bit is ‘1’, the system interrupt signal KIRQ is driven by the bit PCOBF and MIRQ is driven by AUXOBF. When this bit is ‘0’, KIRQ and MIRQ are driven low. This bit must not be changed when OBF of the status register is equal to ‘1’. R/W 0h VCC1_R ESET 4:3 UD4 User-defined data. Readable and writable by the EC when written by the EC at its EC-only alias. R/W 0h VCC1_R ESET 2 PCOBFEN 1= reflects the value written to the PCOBF Register 0=PCOBF reflects the status of writes to the EC Data Register R/W 0h VCC1_R ESET Offset 04h Bits Description Type Default Reset Event |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |