KAF−8300

www.onsemi.com

18

TIMING

Table 14. REQUIREMENTS AND CHARACTERISTICS

Description

Symbol

Minimum

Nominal

Maximum

Unit

Notes

H1, H2 Clock Frequency

−

−

28

MHz

1, 2

V1, V2 Clock Frequency

−

−

125

kHz

2

Pixel Period (1 Count)

35.7

−

−

ns

2

H1, H2 Set-up Time

1

−

−

ms

H1L−VOUT Delay

0

3

−

ns

RG−VOUT Delay

0

1

−

ns

Readout Time

340.2

−

−

ms

4, 5

Integration Time

−

−

−

3, 4

Line Time

132.2

−

−

ms

4

Flush Time

21.23

−

−

ms

6

1. 50% duty cycle values.

2. CTE will degrade above the nominal frequency.

3. Integration time is user specified.

4. Longer times will degrade noise performance.

6. See Figure 19 for a detailed description.

Table 15. CLOCK SWITCHING CHARACTERISTICS

Description

Symbol

Min.

Nom.

Max.

Unit

Notes

V1 Rise Time

−

0.26

1

ms

3

V2 Rise Time

−

0.55

1

ms

3

V1 Fall Time

−

0.43

1

ms

3

V2 Fall Time

−

0.31

1

ms

3

V1 Pulse Width

5.0

−

−

ms

4, 5

V2 Pulse Width

3.0

−

−

ms

4, 5

H1 Rise Time

−

9.0

10

ns

3

H2 Rise Time

−

6.9

10

ns

3

H1 Fall Time

−

5.8

10

ns

3

H2 Fall Time

−

5.4

10

ns

3

H1−H2 Pulse Width

14

18

22

ns

H1L Rise Time

−

1.8

4

ns

3

H1L Fall Time

−

2.5

4

ns

3

H1L Pulse Width

14

19

22

ns

RG Rise Time

−

2.0

4

ns

3

RG Fall Time

−

2.2

4

ns

3

RG Pulse Width

−

6.7

−

ns

2

1. H1, H2 clock frequency: 28 MHz. The maximum and minimum values in this table are supplied for reference. The actual clock timing was

measured using the KAF−8300 Evaluation Board. Testing against the device performance specifications is performed using the nominal

values.

2. RG should be clocked continuously.

3. Relative to the pulse width (based on 50% of high/low levels).

4. CTE

5. Longer times will degrade noise performance.