RF63 datasheet(44/91 Pages) ETC2

44 / 91 page

ADVANCED COMMUNICATIONS & SENSING

Page 44 of 91

RF63

Tel: +86-755-82973805 Fax: +86-755-82973550 E-mail: sales@hoperf.com http://www.hoperf.com

5.4. Buffered Mode

5.4.1. General Description

As illustrated in Figure 38, for Buffered mode operation the NRZ data to (from) the (de)modulator is not directly

accessed by the uC but stored in the FIFO and accessed via the SPI Data interface. This frees the uC for other

tasks between processing data from the RF63, furthermore it simplifies software development and reduces uC

performance requirements (speed, reactivity). Note that in this mode the packet handler stays inactive.

An important feature is also the ability to empty the FIFO in Stby mode, ensuring low power consumption and

adding greater software flexibility.

RF63

CONTROL

IRQ_0

IRQ_1

Data

SYNC

RECOG.

FIFO

(+SR)

SPI

CONFIG

DATA

NSS_CONFIG

NSS_DATA

SCK

MOSI

MISO

Datapath

Figure 38: Buffered Mode Conceptual View

Note that Bit Synchronizer is automatically enabled in Buffered mode. The Sync word recognition must be enabled

(RXParam_Sync_on=1) independently of the FIFO filling method selected (IRQParam_Fifo_fill_method).

5.4.2. Tx Processing

After entering Tx in Buffered mode, the chip expects the uC to write into the FIFO, via the SPI Data interface, all the

data bytes to be transmitted (preamble, Sync word, payload...).

Actual transmission of first byte will start either when the FIFO is not empty (i.e. first byte written by the uC) or when

the FIFO is full depending on bit IRQParam_Tx_start_irq_0.

In Buffered mode the packet length is not limited, i.e. as long as there are bytes inside the FIFO they are sent.

When the last byte is transferred to the SR, /Fifoempty IRQ source is asserted to warn the uC, at that time FIFO

can still be filled with additional bytes if needed.

When the last bit of the last byte has left the SR (i.e. 8 bit periods later), the Tx_done interrupt source is asserted

and the user can exit Tx mode after waiting at least 1 bit period from the last bit processed by modulator.

RF63 датащи(PDF) 44 Page - List of Unclassifed Manufacturers

RF63 датащи(HTML) 44 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

датащи скачать

ссылки URL