| поискавой системы для электроныых деталей |
|
RF63 датащи(PDF) 14 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
RF63 датащи(HTML) 14 Page - List of Unclassifed Manufacturers |
|
14 / 91 page ![]() ADVANCED COMMUNICATIONS & SENSING Page 14 of 91 RF63 Tel: +86-755-82973805 Fax: +86-755-82973550 E-mail: sales@hoperf.com http://www.hoperf.com ÷75.(P +1)+S i i LO PFD XO ÷(Ri+1) Vtune Fcomp XT_M XT_P LF_M LF_P VCO_P 3.2.3. PLL Architecture The crystal oscillator (XO) forms the reference oscillator of an Integer-N Phase Locked Loop (PLL), whose operation is discussed in the following section. Figure 5 shows a block schematic of the RF63 PLL. Here the crystal reference frequency and the software controlled dividers R, P and S determine the output frequency of the PLL. VCO_M VR_VCO Figure 5: Frequency Synthesizer Description The VCO tank inductors are connected on an external differential input. Similarly, the loop filter is also located externally. However, there is an internal 8pF capacitance at VCO input that should be subtracted from the desired loop filter capacitance. The output signal of the VCO is used as the input to the local oscillator (LO) generator stage, illustrated in Figure 6. The VCO frequency is subdivided and used in a series of up (down) conversions for transmission (reception). ÷8 LO VCO Output ÷8 90° 90° 90° LO1 Rx I LO2 Rx Q I LO1 Tx Q I LO2 Tx Q Receiver LOs Transmitter LOs Figure 6: LO Generator 3.2.4. PLL Tradeoffs With an integer-N PLL architecture, the following criterion must be met to ensure correct operation: • The comparison frequency, Fcomp, of the Phase Frequency Detector (PFD) input must remain higher than six times the PLL bandwidth (PLLBW) to guarantee loop stability and to reject harmonics of the comparison frequency Fcomp. This is expressed in the inequality: PLLBW ≤ Fcomp 6 • However the PLLBW has to be sufficiently high to allow adequate PLL lock times • Because the divider ration R determines Fcomp, it should be set close to 119, leading to Fcomp ≈100 kHz which will ensure suitable PLL stability and speed. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |