поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PM0214 датащи(PDF) 178 Page - STMicroelectronics

номер детали PM0214
подробное описание детали  This programming manual provides information
PDF  245 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PM0214 датащи(HTML) 178 Page - STMicroelectronics

Back Button PM0214 Datasheet HTML 174Page - STMicroelectronics PM0214 Datasheet HTML 175Page - STMicroelectronics PM0214 Datasheet HTML 176Page - STMicroelectronics PM0214 Datasheet HTML 177Page - STMicroelectronics PM0214 Datasheet HTML 178Page - STMicroelectronics PM0214 Datasheet HTML 179Page - STMicroelectronics PM0214 Datasheet HTML 180Page - STMicroelectronics PM0214 Datasheet HTML 181Page - STMicroelectronics PM0214 Datasheet HTML 182Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 178 / 245 page
background image
Core peripherals
PM0214
178/245
DocID022708 Rev 4
4
Core peripherals
4.1
About the STM32 Cortex-M4 core peripherals
The address map of the Private peripheral bus (PPB) is:
In register descriptions,
Register type is described as follows:
RW: Read and write.
RO: Read-only.
WO: Write-only.
Required privilege gives the privilege level required to access the register, as follows:
Privileged: Only privileged software can access the register.
Unprivileged: Both unprivileged and privileged software can access the register.
4.2
Memory protection unit (MPU)
This section describes the Memory protection unit (MPU) which is implemented in some
STM32 microcontrollers. Refer to the corresponding device datasheet to see if the MPU is
present in the STM32 type you are using.
The MPU divides the memory map into a number of regions, and defines the location, size,
access permissions, and memory attributes of each region. It supports:
Independent attribute settings for each region
Overlapping regions
Export of memory attributes to the system.
The memory attributes affect the behavior of memory accesses to the region. The Cortex-
M4 MPU defines:
Eight separate memory regions, 0-7
A background region.
Table 37. STM32 core peripheral register regions
Address
Core peripheral
Description
0xE000E010-0xE000E01F
System timer
Table 55 on page 235
0xE000E100-0xE000E4EF
Nested vectored interrupt
controller
Table 49 on page 204
0xE000ED00-0xE000ED3F System control block
Table 53 on page 228
0xE000ED88-0xE000ED8B
Floating point unit
coprocessor access control
Table 56 on page 236
0xE000ED90-0xE000EDB8 Memory protection unit
Table 44 on page 191
0xE000EF00-0xE000EF03
Nested vectored interrupt
controller
Table 49 on page 204
0xE000EF30-0xE000EF44
Floating point unit
Table 56 on page 236



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com